SCCS045A - MAY 1994 - REVISED SEPTEMBER 2001

- Function and Pinout Compatible With FCT, F, and AM29827 Logic
- 25-Ω Output Series Resistors Reduce Transmission-Line Reflection Noise
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 12-mA Output Sink Current
   15-mA Output Source Current
- 3-State Outputs

#### (TOP VIEW) OE₁ [ 24 [] V<sub>CC</sub> $D_0 \square 2$ 23 TY<sub>0</sub> 22 []Y<sub>1</sub> $D_2 \square 4$ 21 X2 20 **[**] Y<sub>3</sub> $D_3 \square 5$ D<sub>4</sub> [] 6 19 **Y**₄ 18 **[**] Y<sub>5</sub> D<sub>5</sub> [] 7 17 🛮 Y<sub>6</sub> D<sub>6</sub> [] 8 D<sub>7</sub> [] 9 16 [] Y<sub>7</sub> 15 🛮 Y<sub>8</sub> D<sub>8</sub> [] 10 14 🛮 Y<sub>9</sub> D<sub>9</sub> [] 11 GND [] 12 13 ∏OE<sub>2</sub>

**Q PACKAGE** 

### description

The CY74FCT2827T 10-bit buffer provides high-performance bus-interface buffering for wide data/address paths or buses carrying parity. This 10-bit buffer has NANDed output-enable ( $\overline{OE}$ ) inputs for maximum control flexibility. The CY74FCT2827T is designed for high-capacitance-load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high-impedance state. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2827T can replace the CY74FCT827T to reduce noise in an existing design.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ACKAGE <sup>†</sup> SPEED ORDERABLE PART NUMBER			
-40°C to 85°C	QSOP - Q	Tape and reel	4.4	CY74FCT2827CTQCT	FCT2827C	
	QSOP - Q	Tape and reel	8	CY74FCT2827ATQCT	FCT2827A	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **FUNCTION TABLE**

	INPUTS		OUTPUT	FUNCTION		
OE <sub>1</sub>	OE <sub>2</sub>	D	Y	FUNCTION		
L	L	L	L	Transparent		
L	L	Н	Н	Transparent		
Н	Х	Х	Z	2 State		
X	Н	Χ	Z	3-State		

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range to ground potential	$-0.5 \text{ V to 7 V}$
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1)	61°C/W
Ambient temperature range with power applied, T <sub>A</sub>	-65°C to 135°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
ІОН	High-level output current			-15	mA
loL	Low-level output current			12	mA
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	IS	MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.75,$	I <sub>IN</sub> = -18 mA			-0.7	-1.2	V
VOH	$V_{CC} = 4.75,$	I <sub>OH</sub> = -15 mA		2.4	3.3		V
V <sub>OL</sub>	V <sub>CC</sub> = 4.75,	I <sub>OL</sub> = 12 mA			0.3	0.55	V
R <sub>out</sub>	$V_{CC} = 4.75,$	I <sub>OL</sub> = 12 mA		20	25	40	Ω
$V_{hys}$	All inputs				0.2		V
lį	V <sub>CC</sub> = 5.25 V,	VIN = VCC			-	5	μΑ
lін	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 2.7 V				±1	μΑ
l <sub>IL</sub>	$V_{CC} = 5.25 \text{ V},$	V <sub>IN</sub> = 0.5 V				±1	μΑ
los <sup>‡</sup>	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225	mA
l <sub>off</sub>	$V_{CC} = 0 V$	V <sub>OUT</sub> = 4.5 V				±1	μΑ
lozh	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 2.7 V				10	μΑ
lozl	$V_{CC} = 5.25 \text{ V},$	V <sub>OUT</sub> = 0.5 V				-10	μΑ
lcc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
$\Delta$ ICC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3$	3.4 V\$, f <sub>1</sub> = 0, Outputs o	pen		0.5	2	mA
<sup>I</sup> CCD <sup>¶</sup>		$\frac{V_{CC}}{OE_1}$ = 5.25 V, One input switching at 50% duty cycle, Outputs open, $\overline{OE}_1$ or $\overline{OE}_2$ = GND, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V,			0.06	0.12	mA/ MHz
	$V_{CC} = 5.25 \text{ V},$ Outputs open, $OE_1 \text{ or } OE_2 = GND$	One bit switching at f <sub>1</sub> = 10 MHz at 50% duty cycle	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	
lc#			$V_{IN} = 3.4 \text{ V or GND}$		1	2.4	mA
ıC.,		Ten bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		4.1	13.2	
C <sub>i</sub>					5	10	pF
Co					9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

I<sub>C</sub> = Total supply current

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input ( $V_{IN} = 3.4 \text{ V}$ )

D<sub>H</sub> = Duty cycle for TTL inputs high N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>

All currents are in milliamperes and all frequencies are in megahertz.

 $\parallel$  Values for these conditions are examples of the  $I_{\hbox{\footnotesize CC}}$  formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, Ins tests should be performed last.

<sup>§</sup> Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND

 $<sup>\</sup>P$  This parameter is derived for use in total power-supply calculations.

<sup>#</sup> I<sub>C</sub> = I<sub>CC</sub> +  $\Delta$ I<sub>CC</sub> × D<sub>H</sub> × N<sub>T</sub> + I<sub>CCD</sub> (f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>) Where:


# CY74FCT2827T 10-BIT BUFFER WITH 3-STATE OUTPUTS SCCS045A - MAY 1994 - REVISED SEPTEMBER 2001

## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	TO TEST LOAD		CY74FCT2827AT		CY74FCT2827CT		UNIT
	(INPUT)	(OUTPUT)	TEST LOAD	MIN	MAX	MIN	MAX	ONII
<sup>t</sup> PLH	D	Y	$C_L = 50 \text{ pF},$	1.5	8	1.5	4.4	ne
<sup>t</sup> PHL	D	r	$R_L = 500 \Omega$	1.5	8	1.5	4.4	ns
<sup>t</sup> PLH	D	<b>&gt;</b>	C <sub>L</sub> = 300 pF,	1.5	15	1.5	10	ns
<sup>t</sup> PHL		ľ	$R_L = 500 \Omega$	1.5	15	1.5	10	115
<sup>t</sup> PZH	ŌĒ	Y	C <sub>L</sub> = 50 pF,	1.5	12	1.5	7	ns
<sup>t</sup> PZL		'	$R_L = 500 \Omega$	1.5	12	1.5	7	115
<sup>t</sup> PZH	ŌĒ	Y	C <sub>L</sub> = 300 pF,	1.5	23	1.5	14	ns
<sup>t</sup> PZL		ľ	$R_L = 500 \Omega$	1.5	23	1.5	14	115
<sup>t</sup> PHZ	ŌĒ	Y	$C_L = 5 pF$ ,	1.5	9	1.5	5.7	ns
<sup>t</sup> PLZ		r	$R_L = 500 \Omega$	1.5	9	1.5	5.7	115
<sup>t</sup> PHZ	ŌĒ	Y	$C_L = 50 \text{ pF},$	1.5	9	1.5	6	ns
<sup>t</sup> PLZ			$R_L = 500 \Omega$	1.5	9	1.5	6	115



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265