- Function and Pinout Compatible With FCT and F Logic
- 25-Ω Output Series Resistors to Reduce Transmission-Line Reflection Noise
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 12-mA Output Sink Current
  15-mA Output Source Current
- 3-State Outputs

#### Q OR SO PACKAGE (TOP VIEW) 20**|**] V<sub>CC</sub> OE<sub>A</sub> [ 19 TOEB D<sub>0</sub> [] 2 $D_1 \begin{bmatrix} 1 \\ 3 \end{bmatrix}$ 18 O<sub>0</sub> D<sub>2</sub> [] 4 17**[**] O₁ 16**|** O<sub>2</sub> D<sub>3</sub> [] 5 15 O<sub>3</sub> $D_4 \begin{bmatrix} 1 \end{bmatrix} 6$ D<sub>5</sub> [] 7 14**[**] O₄ D<sub>6</sub> [] 8 13 O<sub>5</sub> 12**[**] O<sub>6</sub> D<sub>7</sub> [] 9 GND [] 10 11 O<sub>7</sub>

### description

The CY74FCT2541T is an octal buffer and line driver designed to be employed as a memory-address driver, clock driver, and bus-oriented transmitter/receiver. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2541T can replace the CY74FCT541T to reduce noise in an existing design. The speed of the CY74FCT2541T is comparable to bipolar logic counterparts, while reducing power dissipation. Input and output voltage levels allow direct interface with TTL and CMOS devices without external components.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		PACKAGET		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QSOP - Q	Tape and reel	4.1	CY74FCT2541CTQCT	FCT2541C		
	2010 00	Tube	4.1	CY74FCT2541CTSOC	E0705440		
	SOIC - SO	Tape and reel	4.1	CY74FCT2541CTSOCT	FCT2541C		
	QSOP – Q	Tape and reel	4.8	CY74FCT2541ATQCT	FCT2541A		
	2010 20	Tube	4.8	CY74FCT2541ATSOC			
	SOIC - SO	Tape and reel	4.8	CY74FCT2541ATSOCT	FCT2541A		
	QSOP – Q	Tape and reel	8	CY74FCT2541TQCT	FCT2541		
		Tube	8	CY74FCT2541TSOC	E0T0544		
	SOIC - SO	Tape and reel	8	CY74FCT2541TSOCT	FCT2541		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### **FUNCTION TABLE**

	INPUTS	CUITDUIT			
OEA	OEB	D	OUTPUT		
L	L	L	L		
L	L	Н	Н		
Н	Н	Х	Z		

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state

### logic diagram (positive logic)



### absolute maximum rating over operating free-air temperature range (unless otherwise noted)

	•
Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1): Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, T <sub>A</sub>	. −65°C to 135°C
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	٧
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			8.0	٧
ЮН	High-level output current			-15	mA
lOL	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA			-0.7	-1.2	V
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -15 mA			3.3		V
V <sub>OL</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 12 mA			0.3	0.55	V
R <sub>out</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 12 mA			25	40	Ω
V <sub>hys</sub>	All inputs				0.2		٧
II	V <sub>CC</sub> = 5.25 V,	VIN = VCC				5	μΑ
lн	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 2.7 V				±1	μΑ
IIL	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 0.5 V				±1	μΑ
lozh	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 2.7 V				15	μΑ
lozL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V				-15	μΑ
los <sup>‡</sup>	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V			-120	-225	mA
loff	$V_{CC} = 0 V$ ,	V <sub>OUT</sub> = 4.5 V				±1	μΑ
lcc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
ΔlCC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.25 \text{ V}$	$3.4 \text{ V\$}$ , $f_1 = 0$ , Outputs open			0.5	2	mA
ICCD¶	$\frac{\text{V}_{CC}}{\text{OE}_{A}}$ = $\frac{5.25}{\text{OE}_{B}}$ V at 50% duty cycle, Outputs open, One bit switching, $\frac{\text{OE}_{A}}{\text{OE}_{A}}$ = $\frac{5.25}{\text{OE}_{B}}$ = GND, V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥V <sub>CC</sub> − 0.2 V				0.06	0.12	mA/ MHz
	$V_{CC} = 5.25 \text{ V},$ Outputs open, $\overline{OE}_A = \overline{OE}_B = GND$	One bit switching at f <sub>1</sub> = 10 MHz, at 50% duty cycle	$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$	0.7		1.4	
IC#			$V_{IN} = 3.4 \text{ V or GND}$		1	2.4	mA
		Eight bits switching at f <sub>1</sub> = 2.5 MHz, at 50% duty cycle	$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.3	2.6	
			V <sub>IN</sub> = 3.4 V or GND		3.3	10.6	
Ci		•			5	10	pF
Co					9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Where:

I<sub>C</sub> = Total supply current

ICC = Power-supply current with CMOS input levels

ΔICC = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)

D<sub>H</sub> = Duty cycle for TTL inputs high N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

ICCD = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

<sup>§</sup> Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND


<sup>¶</sup> This parameter is derived for use in total power-supply calculations.

 $<sup>^{\#}</sup>$ IC = ICC +  $\Delta$ ICC  $\times$  D<sub>H</sub>  $\times$  N<sub>T</sub> + ICCD (f<sub>0</sub>/2 + f<sub>1</sub>  $\times$  N<sub>1</sub>)

### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FCT2541T		CY74FCT2541AT		CY74FCT2541CT		
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH	D	0	1.5	8	1.5	4.8	1.5	4.1	ns
t <sub>PHL</sub>			1.5	8	1.5	4.8	1.5	4.1	
<sup>t</sup> PZH	ŌĒ	0	1.5	10	1.5	6.2	1.5	5.8	
t <sub>PZL</sub>			1.5	10	1.5	6.2	1.5	5.8	ns
t <sub>PHZ</sub>	ŌĒ		1.5	9.5	1.5	5.6	1.5	5.2	
t <sub>PLZ</sub>		0	1.5	9.5	1.5	5.6	1.5	5.2	ns

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265