

# SN74LVCC3245A-EP


## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005

- **Controlled Baseline**
  - One Assembly/Test Site, One Fabrication Site
- **Enhanced Diminishing Manufacturing Sources (DMS) Support**
- **Enhanced Product-Change Notification**
- **Qualification Pedigree†**
- **Bidirectional Voltage Translator**
- **2.3 V to 3.6 V on A Port and 3 V to 5.5 V on B Port**
- **Control Inputs  $V_{IH}/V_{IL}$  Levels Are Referenced to  $V_{CCA}$  Voltage**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds JESD 22**
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DB, DW, OR PW PACKAGE  
(TOP VIEW)



NC – No internal connection

### description/ordering information

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track  $V_{CCB}$ , which accepts voltages from 3 V to 5.5 V, and the A port is designed to track  $V_{CCA}$ , which operates at 2.3 V to 3.6 V. This allows for translation from a 3.3-V to a 5-V system environment and vice versa, from a 2.5-V to a 3.3-V system environment and vice versa.

The SN74LVCC3245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are isolated. The control circuitry (DIR,  $\overline{OE}$ ) is powered by  $V_{CCA}$ .

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SOIC – DW	Reel of 2000	CLVCC3245AIDWREP	LVCC3245A
	SSOP – DB	Reel of 2000	CLVCC3245AIDBREP	LH245AEP
	TSSOP – PW	Reel of 2000	CLVCC3245AIPWREP	LH245AEP

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2005, Texas Instruments Incorporated

## SCAS773A – JUNE 2004 – REVISED MARCH 2005

INPUTS		OPERATION
$\overline{\text{OE}}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

The diagram shows the internal logic of the 74VHC147 decoder. It features two 3-input AND gates at the top. The left AND gate has inputs DIR (pin 2), A1 (pin 3), and a common input. The right AND gate has inputs DIR (pin 2), A1 (pin 3), and a common input. The output of the left AND gate is connected to pin 22 (OE). The output of the right AND gate is connected to pin 21 (B1). Below these gates, there are two inverters. The first inverter takes the common input of the left AND gate and its output is connected to pin 21 (B1). The second inverter takes the common input of the right AND gate and its output is connected to pin 21 (B1). A bracket at the bottom indicates connections to seven other channels.

Supply voltage range, $V_{CCA}$ and $V_{CCB}$	.....	-0.5 V to 6 V
Input voltage range, $V_I$ : All A ports (see Note 1)	.....	-0.5 V to $V_{CCA} + 0.5$ V
All B ports (see Note 2)	.....	-0.5 V to $V_{CCB} + 0.5$ V
Except I/O ports (see Note 1)	.....	-0.5 V to $V_{CCA} + 0.5$ V
Output voltage range, $V_O$ (see Note 2): All A ports	.....	-0.5 V to $V_{CCA} + 0.5$ V
All B ports	.....	-0.5 V to $V_{CCB} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	.....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	.....	-50 mA
Continuous output current, $I_O$	.....	$\pm 50$ mA
Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND	.....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package	.....	63°C/W
DW package	.....	46°C/W
PW package	.....	88°C/W
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

NOTES:

1. This value is limited to 4.6 V maximum.
2. This value is limited to 6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74LVCC3245A-EP

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005

### recommended operating conditions (see Note 4)

		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
V <sub>CCA</sub>	Supply voltage			2.3	3.3	3.6	V
V <sub>CCB</sub>	Supply voltage			3	5	5.5	V
V <sub>IHA</sub>	High-level input voltage	2.3 V	3 V	1.7			V
		2.7 V	3 V	2			
		3 V	3.6 V	2			
		3.6 V	5.5 V	2			
V <sub>IHB</sub>	High-level input voltage	2.3 V	3 V	2			V
		2.7 V	3 V	2			
		3 V	3.6 V	2			
		3.6 V	5.5 V	3.85			
V <sub>ILA</sub>	Low-level input voltage	2.3 V	3 V			0.7	V
		2.7 V	3 V			0.8	
		3 V	3.6 V			0.8	
		3.6 V	5.5 V			0.8	
V <sub>ILB</sub>	Low-level input voltage	2.3 V	3 V			0.8	V
		2.7 V	3 V			0.8	
		3 V	3.6 V			0.8	
		3.6 V	5.5 V			1.65	
V <sub>IH</sub>	High-level input voltage (control pins) (Referenced to V <sub>CCA</sub> )	2.3 V	3 V	1.7			V
		2.7 V	3 V	2			
		3 V	3.6 V	2			
		3.6 V	5.5 V	2			
V <sub>IL</sub>	Low-level input voltage (control pins) (Referenced to V <sub>CCA</sub> )	2.3 V	3 V			0.7	V
		2.7 V	3 V			0.8	
		3 V	3.6 V			0.8	
		3.6 V	5.5 V			0.8	
V <sub>IA</sub>	Input voltage			0		V <sub>CCA</sub>	V
V <sub>IB</sub>	Input voltage			0		V <sub>CCB</sub>	V
V <sub>OA</sub>	Output voltage			0		V <sub>CCA</sub>	V
V <sub>OB</sub>	Output voltage			0		V <sub>CCB</sub>	V

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74LVCC3245A-EP

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005

### recommended operating conditions (see Note 4) (continued)

	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
I <sub>OHA</sub> High-level output current	2.3 V	3 V			–8	mA
	2.7 V	3 V			–12	
	3.3 V	3 V			–24	
I <sub>OHB</sub> High-level output current	2.3 V	3.3 V			–12	mA
	2.7 V	3.3 V			–12	
	3.3 V	3 V			–24	
I <sub>OLA</sub> Low-level output current	2.3 V	3 V			8	mA
	2.7 V	3 V			12	
	3.3 V	3 V			24	
I <sub>OLB</sub> Low-level output current	2.3 V	3.3 V			12	mA
	2.7 V	3.3 V			12	
	3.3 V	3 V			24	
Δt/Δv Input transition rise or fall rate					10	ns/V
T <sub>A</sub> Operating free-air temperature			–40		85	°C

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74LVCC3245A-EP

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
V <sub>OHA</sub>		I <sub>OH</sub> = –100 µA	3 V	3 V	2.9	3		V
		I <sub>OH</sub> = –8 mA	2.3 V	3 V	2			
		I <sub>OH</sub> = –12 mA	2.7 V	3 V	2.2	2.5		
			3 V	3 V	2.4	2.8		
		I <sub>OH</sub> = –24 mA	3 V	3 V	2.2	2.6		
			2.7 V	4.5 V	2	2.3		
V <sub>OHB</sub>		I <sub>OH</sub> = –100 µA	3 V	3 V	2.9	3		V
		I <sub>OH</sub> = –12 mA	2.3 V	3 V	2.4			
			2.7 V	3 V	2.4	2.8		
		I <sub>OH</sub> = –24 mA	3 V	3 V	2.2	2.6		
			2.7 V	4.5 V	3.2	4.2		
V <sub>OLA</sub>		I <sub>OL</sub> = 100 µA	3 V	3 V			0.1	V
		I <sub>OL</sub> = 8 mA	2.3 V	3 V			0.6	
		I <sub>OL</sub> = 12 mA	2.7 V	3 V		0.1	0.5	
		I <sub>OL</sub> = 24 mA	3 V	3 V		0.2	0.5	
			2.7 V	4.5 V		0.2	0.5	
V <sub>OLB</sub>		I <sub>OL</sub> = 100 µA	3 V	3 V			0.1	V
		I <sub>OL</sub> = 12 mA	2.3 V	3 V			0.4	
		I <sub>OL</sub> = 24 mA	3 V	3 V		0.2	0.5	
				4.5 V		0.2	0.5	
I <sub>I</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	3.6 V	3.6 V		±0.1	±1	µA
				5.5 V		±0.1	±1	
I <sub>OZ</sub> <sup>†</sup>	A or B ports	V <sub>O</sub> = V <sub>CCA/B</sub> or GND, V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	3.6 V	3.6 V		±0.5	±5	µA
I <sub>CCA</sub>	B to A	A port = V <sub>CCA</sub> or GND, I <sub>O</sub> = 0	3.6 V	Open		5	50	µA
		B port = V <sub>CCB</sub> or GND, I <sub>O</sub> = 0	3.6 V	3.6 V		5	50	
				5.5 V		5	50	
I <sub>CCB</sub>	A to B	A port = V <sub>CCA</sub> or GND, I <sub>O</sub> = 0	3.6 V	3.6 V		5	50	µA
				5.5 V		8	80	
ΔI <sub>CCA</sub> <sup>‡</sup>	A port	V <sub>I</sub> = V <sub>CCA</sub> – 0.6 V, Other inputs at V <sub>CCA</sub> or GND, $\overline{OE}$ at GND and DIR at V <sub>CCA</sub>	3.6 V	3.6 V		0.35	0.5	mA
	$\overline{OE}$	V <sub>I</sub> = V <sub>CCA</sub> – 0.6 V, Other inputs at V <sub>CCA</sub> or GND, DIR at V <sub>CCA</sub>	3.6 V	3.6 V		0.35	0.5	
	DIR	V <sub>I</sub> = V <sub>CCA</sub> – 0.6 V, Other inputs at V <sub>CCA</sub> or GND, $\overline{OE}$ at GND	3.6 V	3.6 V		0.35	0.5	
ΔI <sub>CCB</sub> <sup>‡</sup>	B port	V <sub>I</sub> = V <sub>CCB</sub> – 2.1 V, Other inputs at V <sub>CCB</sub> or GND, $\overline{OE}$ at GND and DIR at GND	3.6 V	5.5 V		1	1.5	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	Open	Open		4		pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CCA/B</sub> or GND	3.3 V	5 V		18.5		pF

<sup>†</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified voltage levels, rather than 0 V or the associated V<sub>CC</sub>.



# SN74LVCC3245A-EP

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCA</sub> = 2.5 V ± 0.2 V, V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCA</sub> = 2.7 V TO 3.6 V, V <sub>CCB</sub> = 5 V ± 0.5 V		V <sub>CCA</sub> = 2.7 V TO 3.6 V, V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PHL</sub>	A	B	1	9.4	1	6	1	7.1	ns
t <sub>PLH</sub>			1	9.1	1	5.3	1	7.2	
t <sub>PHL</sub>	B	A	1	11.2	1	5.8	1	6.4	ns
t <sub>PLH</sub>			1	9.9	1	7	1	7.6	
t <sub>PZL</sub>	$\overline{\text{OE}}$	A	1	14.5	1	9.2	1	9.7	ns
t <sub>PZH</sub>			1	12.9	1	9.5	1	9.5	
t <sub>PZL</sub>	$\overline{\text{OE}}$	B	1	13	1	8.1	1	9.2	ns
t <sub>PZH</sub>			1	12.8	1	8.4	1	9.9	
t <sub>PLZ</sub>	$\overline{\text{OE}}$	A	1	7.1	1	7	1	6.6	ns
t <sub>PHZ</sub>			1	6.9	1	7.8	1	6.9	
t <sub>PLZ</sub>	$\overline{\text{OE}}$	B	1	8.8	1	7.3	1	7.5	ns
t <sub>PHZ</sub>			1	8.9	1	7	1	7.9	

operating characteristics, V<sub>CCA</sub> = 3.3 V, V<sub>CCB</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER			TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50, f = 10 MHz	38	pF
		Outputs disabled		4.5	

### power-up considerations†

TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. To guard against such power-up problems, take these precautions:

1. Connect ground before any supply voltage is applied.
2. Power up the control side of the device (V<sub>CCA</sub> for all four of these devices).
3. Tie  $\overline{\text{OE}}$  to V<sub>CCA</sub> with a pullup resistor so that it ramps with V<sub>CCA</sub>.
4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V<sub>CCA</sub>. Otherwise, keep DIR low.

† Refer to the TI application report, *Texas Instruments Voltage-Level-Translation Devices*, literature number SCEA021.


# SN74LVCC3245A-EP

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005

### PARAMETER MEASUREMENT INFORMATION FOR A PORT

$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  AND  $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms


# SN74LVCC3245A-EP

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005


### PARAMETER MEASUREMENT INFORMATION FOR B PORT

$$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \text{ AND } V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	2 $\times V_{CC}$
$t_{PHZ}/t_{PHZ}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .
  - The outputs are measured one at a time, with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms


# SN74LVCC3245A-EP

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005

### PARAMETER MEASUREMENT INFORMATION FOR B PORT

$V_{CCA} = 3.6 \text{ V}$  AND  $V_{CCB} = 5.5 \text{ V}$



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms


# SN74LVCC3245A-EP

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS773A – JUNE 2004 – REVISED MARCH 2005


### PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT

$V_{CCA}$  AND  $V_{CCB} = 3.6$  V




LOAD CIRCUIT


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
  - The outputs are measured one at a time, with one transition per measurement.
  - All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CLVCC3245AIDBREP	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CLVCC3245AIDWREP	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CLVCC3245AIPWREP	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/05602-01XE	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/05602-01YE	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/05602-01ZE	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DW (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-013 variation AD.

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

28 PINS SHOWN




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265