- 400-MHz Differential Clock Source for **Direct Rambus Memory Systems for an** 800-MHz Data Transfer Rate
- Operates From Two (3.3-V and 1.80-V) Power Supplies With 180 mW (Typ) at 400 **MHz Total**
- Packaged in a Thin Shrink Small-Outline Package (PW)
- **External Crystal Required for Input**


PW PACKAGE (TOP VIEW) V_{DDP} □ 16 □ S0 GNDP □ 15 \square \vee_{DD} XOUT I 14 ☐ GND 13 XIN \square ☐ CLK $V_{DDL} \square$ 12 □ CLKB LCLK I 6 11 ☐ GND \square V_{DD} 10 GNDL □ 8 9 S1 🗆 □ S2

description

The Direct Rambus clock generator – lite (DRCG-Lite) is an independent crystal clock generator. It performs clock multiplication using PLL, sourced by an internal crystal oscillator. It provides one differential, high-speed Rambus channel compatible output pair. Also, one single-ended output is available to deliver 1/2 of the crystal frequency. The Rambus channel operates at up to 400 MHz with an option to select 300 MHz as well. The desired crystal is a 18.75-MHz crystal in a series resonance fundamental application.

The CDCR61A is characterized for operation over free-air temperatures of 0°C to 85°C.

functional block diagram



BUSCLK FREQUENCY SETTINGS

S0	M (PLL MULTIPLIER)
0	16
1 or Open	64/3

FUNCTION TABLE

V _{DDP}	S1	S2	MODE	CLK	CLKB	LCLK
ON	0	0	Normal	CLK	CLKB	XIN divided by 2
ON	1	1	Normal	CLK	CLKB	XIN divided by 2
ON	0	1	Test	Divided by 2	Divided by 2	XIN divided by 2
ON	1	0	Test	Divided by 4	Divided by 4	XIN divided by 2
0 V	0	0	Test	XIN	XIN (invert)	XIN divided by 2
0 V	1	1	Test	XIN	XIN (invert)	XIN divided by 2
0 V	0	1	Test	XIN divided by 2	XIN (invert) divided by 2	XIN divided by 2
0 V	1	0	Test	XIN divided by 4	XIN (invert) divided by 4	XIN divided by 2



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Direct Rambus and Rambus are trademarks of Rambus Inc.



Terminal Functions

TERMINAL		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
CLK	13	0	Output clock, connect to Rambus channel	
CLKB	12	0	Output clock (complement), connect to Rambus channel	
GNDP, GNDL, GND	2, 7, 11, 14		Ground	
LCLK	6	0	LVCMOS output, 1/2 of crystal frequency	
S0, S1, S2	16, 8, 9	I	LVTTL level logic select terminal for function selection	
V_{DD}	10, 15		Power supply, 3.3 V	
V _{DDP}	1		Power supply for PLL, 3.3 V (0 V for Test mode)	
V_{DDL}	5		Power supply for LCLK, 1.8 V	
XIN	4	ı	Reference crystal input	
XOUT	3	0	Reference crystal feedback	

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{DD} or V _{DDP} (see Note 1)	
Input voltage range, V _{DDL} (see Note 1)	
Output voltage range, VO, at any output terminal (CLK, CLKB)	
Output voltage range, VO, at any output terminal (LCLK)	
ESD rating (MIL-STD 883C, Method 3015)	> 2 kV, Machine Model >200 V
Continuous total power dissipation	see Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 85°C
Storage temperature range, T _{stq}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminals.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C‡	T _A = 85°C POWER RATING
PW	1400 mW	11 mW/°C	740 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}		3	3.3	3.6	V
LCLK supply voltage, V _{DDL}		1.7	1.8	2.1	V
Low level input voltage. Vu	S0			0.35×V _{DD}	V
Low-level input voltage, vil	S1, S2			0.35×V _{DD}	V
High level input veltage V	S0 0.65×V _{DD}		V		
High-level input voltage, v H	S1, S2	0.65×V _{DD}			V
Internal million resistance	S0	10	55	100	kΩ
iternal pullup resistance	S1, S2	90	145	250	K12
Low-level input voltage, V _{IL} High-level input voltage, V _{IH} Internal pullup resistance Low-level output current, I _{OL} High-level output current, I _{OH} Input frequency at crystal input Input capacitance (CMOS), C _I †	CLK, CLKB			16	mA
	LCLK			10	ША
High level cutout current leve	CLK, CLKB			-16	A
High-level output current, IOH	LCLK			-10	mA
Input frequency at crystal input		14.0625	18.75		MHz
nput capacitance (CMOS), C _I †	S0, S1, S2			2.5	~F
	XIN, XOUT			20	pF
Operating free-air temperature, TA		0		85	°C

 $^{^\}dagger$ Capacitance measured at f = 1 MHz, dc bias = 0.9 V, and V_{AC} < 100 mV

timing requirements

	MIN	MAX	UNIT
Clock cycle time, t(cycle)	2.5	3.7	ns
Input slew rate, SR	0.5	4	V/ns
State transition latency (V _{DDX} or S0 to CLKs – normal mode), t _(STL)		3	ms

crystal specifications

	MIN	MAX	UNIT
Frequency	14.0625	18.75	MHz
Frequency tolerance (at 25°C ±3°C)	-15	15	ppm
Equivalent resistance (C _L = 10 pF)		100	Ω
Temperature drift (–10°C to 75°C)		10	ppm
Drive level	0.01	1500	μW
Motional inductance	20.7	25.3	mH
Insulation resistance	500		$M\Omega$
Spurious attenuation ratio (at frequency ±500 kHz)	3		dB
Overtone spurious	8		dB

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS [†]	MIN	TYP [‡]	MAX	UNIT
V _{O(X)}	Differential crossing-point o	utput voltage	See Figures 1 and 7		1.25		1.85	V
VO(PP)	Peak-to-peak output voltag single ended	e swing,	V _{OH} – V _{OL} ,	See Figure 1	0.4		0.7	V
VIK	Input clamp voltage		$V_{DD} = 3 V$,	I _I = -18 mA			-1.2	V
R _I	Input resistance	XIN, XOUT	$V_{DD} = 3.3 \text{ V},$	$V_I = V_O$		>50		kΩ
		XOUT	$V_{DD} = 3.3 \text{ V},$	V _O = 2 V		•	27	mA
I _{IH}	High-level input current	S0	$V_{DD} = 3.6 \text{ V},$	$V_I = V_{DD}$		•	10	^
		S1, S2	$V_{DD} = 3.6 \text{ V},$	$V_I = V_{DD}$			10	μΑ
		XOUT	$V_{DD} = 3.3 \text{ V},$	VO = 0 V			-5.7	mA
IIL	Low-level input current	S0	$V_{DD} = 3.6 \text{ V},$	V _I = 0 V	-30		-100	^
		S1, S2	$V_{DD} = 3.6 \text{ V},$	V _I = 0 V	-10		-50	μΑ
			See Figure 1				2.1	
V	High lavel autout valtage	CLK, CLKB	V _{DD} = min to max,	I _{OH} = -1 mA	V _{DD} - 0.1 V			V
VOH	High-level output voltage		V _{DD} = 3 V,	I _{OH} = -16 mA	2.2			V
		LCLK	V _{DDL} = min to max,	I _{OH} = - 10 mA	V _{DDL} – 0.45 V		V_{DDL}	
VOL	Low-level output voltage	CLK, CLKB	See Figure 1		1			
			V _{DD} = min to max,	I _{OL} = 1 mA			0.1	V
			V _{DD} = 3 V,	I _{OL} = 16 mA			0.5	
		LCLK	V _{DDL} = min to max,	I _{OL} = 10 mA	0		0.45	
			$V_{DD} = 3.135 \text{ V},$	V _O = 1 V	-32	- 52		
		CLK, CLKB	V _{DD} = 3.3 V,	V _O = 1.65 V		– 51		
Lance	High lavel autout augrent		V _{DD} = 3.465 V,	V _O = 3.135 V		-14.5	-21	
ЮН	High-level output current		V _{DDL} = 1.7 V,	V _O = 0.5 V	-11	-26		mA
		LCLK	V _{DDL} = 1.8 V,	$V_0 = 0.9 V$		-28		
			V _{DDL} = 2.1 V,	V _O = 1.6 V		-24.5	-35	
			$V_{DD} = 3.135 \text{ V},$	V _O = 1.95 V	43	61.5		
		CLK, CLKB	$V_{DD} = 3.3 V,$	V _O = 1.65 V		65		
la	Low-level output current		V _{DD} = 3.465 V,	V _O = 0.4 V		25.5	36	mA
IOL	Low-level output current		V _{DDL} = 1.7 V,	V _O = 1.2 V	11	27		IIIA
		LCLK	V _{DDL} = 1.8 V,	V _O = 0.9 V		30		
			V _{DDL} = 2.1 V,	V _O = 0.5 V		28	38	
rОН	High-level dynamic output r	esistance§	ΔI_{O} – 14.5 mA to ΔI_{O}	– 16.5 mA	12	25	40	Ω
r _{OL}	Low-level dynamic output re	esistance§	ΔI_O + 14.5 mA to ΔI_C	+ 16.5 mA	12	17	40	Ω
Co	Output capacitance	CLK, CLKB					3	nE.
CO	Output capacitance	LCLK					3	pF



[†] V_{DD} refers to any of the following; V_{DD} , V_{DDL} , and V_{DDP} ‡ All typical values are at $V_{DD} = 3.3$ V, $V_{DDL} = 1.8$ V, $V_{DDL} = 25^{\circ}$ C. § $v_{DD} = 4.0$ Vo/ v_{DD}

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
I _{DD}	Static supply current	Outputs high or low (VDDP = 0 V)			6.5	mA
I _{DDL}	Static supply current (LVCMOS)	Outputs high or low (VDDP = 0 V)			50	μΑ
	Cupality authorst in normal state	300 MHz			39	mA
IDD(NORMAL)	Supply current in normal state	400 MHz			50	mA
IDDL(NORMAL)	Supply current in normal state (LVCMOS)	400 MHz			8	mA

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†] MAX	UNIT
t(cycle)	Clock cycle time (CLK, CLKB)			2.5	3.7	ns
4.	Total jitter over 1, 2, 3, 4, 5, or 6	300 MHz	Can Figure 2		140	
^t cj	clock cycles‡	400 MHz	See Figure 3		100	ps
+ 1	Long-term jitter	300 MHz	See Figure 4		400	
^t j∟	Long-term jitter	400 MHz	- See Figure 4		300	ps
t _{DC}	Output duty cycle over 10,000 cycles		See Figure 5	45%	55%	
t	Output avalo to avalo duty avalo arrar	300 MHz	Soo Figuro 6		70	ps
^t DC,ERR	Output cycle-to-cycle duty cycle error	400 MHz	See Figure 6		55	
t _r , t _f	Output rise and fall times (measured at 20%-80% of output voltage)#	CLK, CLKB	See Figure 9,	160	400	ps
Δt	Difference between rise and fall times device (20%–80%) $ t_f - t_r ^\#$	on a single	See Figure 9,		100	ps
t _{c(LCLK)}	Clock cycle time (LCLK)			106.6	142.2	ns
t(cj)	LCLK cycle jitter§		See Figure 11	-0.2	0.2	ns
t(cj10)	LCLK 10-cycle jitter§¶		See Figure 11	-1.3 t _(Cj)	1.3 t _(cj)	ns
tDC	Output duty cycle	LCLK		40%	60%	
t _r , t _f	Output rise and fall times (measured at 20%-80% of output voltage)	LCLK	See Figure 9		1	ns
	DL Loop bondwidth		f _{mod} = 50 kHz		-3	- dB
	PLL loop bandwidth		f _{mod} = 8 MHz	-20		

[†] All typical values are at $V_{DD} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] V_{DD} refers to any of the following; V_{DD}, V_{DDL}, and V_{DDP} ‡ All typical values are at V_{DD} = 3.3 V, V_{DDL} = 1.8 V, T_A = 25°C.


[‡] Output short-term jitter specification is peak-to-peak (see Figure 9).

[§] LCLK cycle jitter and 10-cycle jitter are defined as the difference between the measured period and the nominal period.

[¶]LCLK 10-cycle jitter specification is based on the measured value of LCLK cycle jitter.


[#] V_{DD}= 3.3 V

PARAMETER MEASUREMENT INFORMATION




NOTE A: These capacitors represent parasitic capacitance. No discrete capacitors are used on the test board during device characterization.

Figure 1. Test Load and Voltage Definitions (V_{O(STOP)}, V_{O(X)}, V_O, V_{OH}, V_{OL})




Cycle-to-cycle jitter = $|t_{C1} - t_{C2}|$ over 10000 consecutive cycles

Figure 2. Cycle-to-Cycle Jitter



 $t_{C(i)}$ = nominal expected time Cycle-to-cycle jitter = $|t_{C(i)} - t_{C(i+1)}|$ over 10000 consecutive cycles

Figure 3. Short-Term Cycle-to-Cycle Jitter over 2, 3, 4, or 6 Cycles



 $t_{jL} = |t_{(cycle), max} - t_{(cycle), min}|$ over 10000 consecutive cycles

Figure 4. Long-Term Jitter



PARAMETER MEASUREMENT INFORMATION




Figure 5. Output Duty Cycle




Figure 6. Duty Cycle Error (Cycle-to-Cycle)




Figure 7. Crossing-Point Voltage




Figure 8. LCLK Test Load Circuit and Voltage Waveform for CLK/CLKB and LCLK

PARAMETER MEASUREMENT INFORMATION





Figure 10. LCLK Jitter

MECHANICAL DATA

PW (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated