

CD4093B Types

CMOS **Quad 2-Input NAND Schmitt Triggers**

High-Voltage Types (20 Volt Rating)

CD4093B consists of four Schmitttrigger circuits. Each circuit functions as a two-input NAND gate with Schmitt-trigger action on both inputs. The gate switches at different points for positive- and negativegoing signals. The difference between the positive voltage (Vp) and the negative voltage (V_N) is defined as hysteresis voltage (V_H) (see Fig. 2).

The CD4093B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

PACKAGE THERMAL IMPEDANCE, θ_{JA} (See Note 1):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

E package

NS package

V_{DD}

٧'n

VSS

DC INPUT CURRENT, ANY ONE INPUT

M package

Features:

- Schmitt-trigger action on each input with no external components
- Hysteresis voltage typically 0.9 V at V_{DD} = 5 V and 2.3 V at V_{DD} = 10 V
- Noise immunity greater than 50%.
- No limit on input rise and fall times
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range, 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

.....±10mA

T

c) Test setuc

92CM-23882R

80°C/W


86°C/W

.. 76°C/W

Applications:

- Wave and pulse shapers
- High-noise-environment systems
- Monostable multivibrators
- Astable multivibrators
- INAND logic


Voltages referenced to V_{SS} Terminal)-0.5V to +20V



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

| CHARACTERISTIC | MIN. | MAX. | UNITS |
|--|------|------|-------|
| Supply Voltage Range (T _A = Full Package | | | |
| Temp. Range) | 3 | 18 | V |



ALL INPUTS PROTECTED BY PROTECTION NETWORK





Fig. 1 - Logic diagram-1 of 4 Schmitt triggers.






Fig. 2 – Hysteresis definition, characteristic, and test setup.

b) Transfer characteristic

of 1 of 4 gates.

Copyright © 2003 Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


a) Definition of Vp. VN. VH



CD4093B Types

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER- ISTIC | | | | | MITS A | T INDIC | ATED T | EMPER | ATURES | (°C) | UNIT |
|--|------------|------|------|----------------------------|--------|---------|--------|----------------|--------|------|-------------|
| | ٧o | VIN | VDD | 1997 - 1997 1997 - 1997 | | | | | +25 | |] |
| | (V) | (V) | (V) | 55 | -40 | +85 | +125 | MIN. | TYP. | MAX. | |
| Quiescent Device | - | 0,5 | 5 | [1 | · 1 | 30 | - 30 | - | 0.02 | 1 | |
| Current, IDD | _ | 0,10 | 10 | 2 | 2 | 60 | 60 | - | 0.02 | 2 | μΑ |
| Max: | | 0,15 | 15 | 4 | 4 | 120 | 120 | - | 0.02 | -4 | 1 |
| | · · · · · | 0,20 | 20 | 20 | 20 | 600 | 600 | . . | .0.04 | 20 |] |
| Positive Trigger | | а | 5 | 2.2 | 2.2 | 2.2 | 2.2 | . 2.2 | 2.9 | | |
| Threshold Voltage | - | · a | · 10 | 4.6 | 4.6 | 4.6 | 4.6 | 4.6 | . 5.9 | | |
| Vp Min. | - | а | 15 | 6.8 | 6.8 | . 6.8 | 6.8 | 6.8 | 8.8 | | |
| | - | b | 5 | 2.6 | 2.6 | 2.6 | 2.6 | 2.6 | 3.3 | - | V |
| | - | b. | 10 | 5.6 | 5.6 | 5.6 | 5.6 | _ 5.6 | 7. | - | 1 |
| | - | b | 15 | 6.3 | 6.3 | 6.3 | 6.3 | 6.3 | 9.4 | - | 1 |
| Vp Max. | · | а | 5 | 3.6 | 3.6 | 3.6 | 3.6 | - | 2.9 | 3.6 | |
| | | a | 10 | 7.1 | 7.1 | 7.1 | .7.1 | | 5.9 | 7.1 | 1 |
| | | a | 15 | 10.8 | 10.8 | 10.8 | 10.8 | | 8.8 | 10.8 | |
| | - | b. | 5 | 4 | 4 | 4 | 4 | _ | 3.3 | 4 | ľ |
| | _ | b | 10 | 8.2 | 8.2 | 8.2 | 8.2 | _ | 7 | 8.2 | 1 |
| | | b | 15 | 12.7 | 12.7 | 12.7 | 12.7 | - | 9.4 | 12.7 | 1 |
| Negative Trigger | .— | а | 5 | 0.9 | 0.9 | 0.9 | 0.9 | 0.9 | 1.9 | - | |
| Threshold Voltage V _N Min. | ;— | а | 10 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 3.9 | - | |
| | | а | 15 | 4 | 4 | 4 | 4 | 4 | 5.8 | ~ . | v |
| | - | b | 5 | 1.4 | 1.4 | 1.4 | 1,4 | 1.4 | 2.3 | | . * |
| | _ | b | 10 | 3.4 | 3.4 | 3.4 | 3.4 | 3.4 | 5.1 | | |
| | - | b | 15 | 4.8 | 4.8 | 4.8 | 4.8 | 4.8 | 7,3 | | |
| V _N Max. | - | а | 5 | 2.8 | 2.8 | 2.8 | 2.8 | | 1.9 | 2.8 | • • • • • • |
| N max. | - | a | 10 | 5.2 | 5.2 | 5.2 | 5.2 | _ | 3.9 | 5.2 | |
| 1 | - | a | 15 | 7.4 | 7.4 | 7.4 | 7.4 | - | 5.8 | 7.4 | |
| | | b | 5 | 3.2 | 3.2 | 3.2 | 3.2 | ;;+ | 2.3 | 3.2 | V |
| | : <u>-</u> | ь | 10 | 6.6 | 6.6 | 6.6 | 6.6 | | 5.1 | 6.6 | |
| ł | - | b | 15 | 9.6 | 9.6 | 9.6 | 9.6 | | 7.3 | 9.6 | |
| lysteresis Voltage | - | a | 5 | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | 0.9 | - | |
| V _H Min. | - | а | 10 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 2.3 | - | |
| | - | а | 15 | 1.6 | 1.6 | 1.6 | 1.6 | 1.6 | 3.5 | _ | |
| ł | | Ь | 5 | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | 0.9 | | V |
| l l | - | ь | 10 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 2.3 | _ | |
| - | | ь | 15 | 1.6 | 1.6 | 1.6 | 1.6 | 1.6 | 3.5 | _ | |
| VII Max | _ | a | 5 | 1.6 | 1.6 | 1,6 | 1.6 | | 0.9 | 1.6 | |
| V _H Max. | | a | 10 | 3.4 | 3.4 | 3.4 | 3.4 | - | 2.3 | 3.4 | |
| - | - | a | 15 | 5 | 5 | 5 | 5 | | 3.5 | 5 | |
| - | | Ъ | 5 | 1.6 | 1.6 | 1.6 | 1.6 | | 0.9 | 1.6 | V |
| | <u> </u> | Ъ | 10 | 3.4 | 3.4 | 3.4 | 3.4 | | 2.3 | 3.4 | |
| - | <u>.</u> | -b : | 15 | 5 | 5 | 5 | - 5 | - 7. | 3,5 | 5 | |






Fig 7 - Minimum output low (sink) current characteristics.

Input on terminals 1,5,8,12 or 2,6,9,13; other inputs to V_{DD}.

b Input on terminals 1 and 2, 5 and 6,8 and 9, or 12 and 13; other inputs to VDD-

STATIC ELECTRICAL CHARACTERISTICS (CONT'D)

| CHARACTER- ISTIC | со | NDITI | ONS | LIN | LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | | |
|---|------|-------|------|-------------|---------------------------------------|----------|-------|--------------|-------|------|---------|--|
| | Vo | VIN | VDD | | | | ŀ | | +25 | | 1 | |
| | (V) | (V) | .(V) | 55 | 40 | +85 +125 | +125 | MIN. | TYP. | MAX. | 1 | |
| Output Low (Sink) Current, I _{OL} Min. | 0.4 | 0.5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | - | · · · · | |
| | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | - | | |
| | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | - 1 | mA | |
| Output High (Source) Current, | 4.6 | 0,5 | 5 | -0.64 | -0.61 | 0.42 | -0.36 | -0.51 | -1 | - | | |
| | 2.5 | 0,5 | 5 | <u>,</u> –2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | - | | |
| | 9.5 | 0,10 | 10 | - 1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | | | |
| IOH Min. | 13.5 | 0,15 | 15 | -4.2 | 4 | -2.8 | -2.4 | -3.4 | 6.8 | . – | 1 | |
| Output Voltage | - | 0,5 | 5 | | - | 0.05 | | - · | 0 | 0.05 | : | |
| Low Level, | - | 0,10 | 10 | | | 0.05 | | . – | . 0 | 0.05 | | |
| VOL Max. | i | 0,15 | 15 | | . (| 0.05 | | , - - | 0 | 0.05 | v | |
| Output Voltage | 1 | 0,5 | 5 | | | 4.95 | | 4.95 | 5 | - | - | |
| High-Level, | . 1 | 0,10 | 10 | | • | 9.95 | | 9.95 | 10 | - | | |
| VOH Min. | - | 0,15 | 15 | | 14 | 4.95 | | 14.95 | | - | | |
| Input Current, I _{IN} Max. | - | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | - | ±10-5 | ±0.1 | μA | |




Fig. 9 – Minimum output high (source) current








Fig. 10 - Typical propagation delay time vs. supply voltage.



DYNAMIC ELECTRICAL CHARACTERISTICS At $T_A = 25^{\circ}C$; Input t_r , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200k\Omega$

| CHARACTERISTIC | TEST CONDI | TIONS | LIN | | |
|-------------------------------|------------|--------------------------|------|------|-------|
| CHARACTERISTIC | | V _{DD} VOLTS | TYP. | MAX. | UNITS |
| Propagation Delay Time: | | 5 | 190 | 380 | |
| ^t PHL [,] | | 10 | 90 | 180 | ns |
| tPLH | | 15 | 65 | 130 | |
| | | 5 | 100 | 200 | 1 |
| Transition Time, THL | | 10 | 50 | 100 | ns |
| tTLH | | 15 | 40 | 80 | |
| Input Capacitance, CIN | Any Input | | 5 | 7.5 | pF. |

(ITHL JTLH) TANCE (Ci)- of







Fig. 12 – Typical trigger threshold voltage vs. V_{DD}

CD4093B Types





www.ti.com

5-Sep-2011

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| 7704602CA | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Call TI | |
| CD4093BE | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | |
| CD4093BEE4 | ACTIVE | PDIP | Ν | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | |
| CD4093BF | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | |
| CD4093BF3A | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | |
| CD4093BM | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BM96 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BM96E4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BM96G4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BME4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BMG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BMT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BMTE4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BMTG4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BNSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BNSRE4 | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BNSRG4 | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BPW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BPWE4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |



| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| CD4093BPWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BPWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BPWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CD4093BPWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4093B, CD4093B-MIL :

Catalog: CD4093B





www.ti.com

5-Sep-2011

• Automotive: CD4093B-Q1, CD4093B-Q1

• Military: CD4093B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

| */ | All dimensions are nominal | | | | | | | | | | | | |
|----|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | CD4093BM96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| Γ | CD4093BMT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| | CD4093BNSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| | CD4093BPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD4093BM96 | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| CD4093BMT | SOIC | D | 14 | 250 | 367.0 | 367.0 | 38.0 |
| CD4093BNSR | SO | NS | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| CD4093BPWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated