

CD40175B Types

CMOS Quad 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

Features:

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25° C
- Noise margin (full packagetemperature range) = 1 V at VDD = 5 V
 - 2 V at VDD = 10 V
 - 2.5 V at VDD = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Output compatible with two HTL loads, two low power TTL loads, or one low power Schottky TTL load
- Functional equivalent to TTL 74175
 Standardized symmetrical output
- characteristics

Applications:


- Shift registers
- Buffer/storage registers
- Pattern generators

■ CD40175B consists of four identical D-type flipflops. Each flip-flop has an independent DATA D input and complementary Q and Q outputs. The CLOCK and CLEAR inputs are common to all flip-flops. Data are transferred to the Q outputs on the positive-going transition of the clock pulse. All four flip-flops are simultaneously reset by a low level on the CLEAR input.

These devices can function as shift register elements or as T-type flip-flops for toggle and counter applications.

The CD40175B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

$\begin{array}{c c} 0 & 4 & 2 \\ \hline F/FI & 3 \\ \hline 0 & 7 \\ \hline 0 & F/F2 & 02 \\ \hline \hline F/F2 & 02 \\ \hline 0 & 7 $
 D3 12 10 Q3 F/F3 11 Q3 D4 13 9 15 Q4 F/F4 14 Q4
 СLOCK 9 CLEAR 1 V _{DD} = 16 92CS-34508
CD40175B FUNCTION DIAGRAM



A State of the

Sec. 1. 19

MAXIMUM RATINGS, Absolute-Maximum Values:

			* ***	UPPLY-VOLTAGE RANGE, (V _{DD}) ages referenced to V _{SS} Terminal)
	• • • • • • • • • • • • • • • • • • • •			VOLTAGE RANGE, ALL INPUTS
±10m				PUT CURRENT, ANY ONE INPUT
				ER DISSIPATION PER PACKAGE (PD):
500m				$T_A = -55^{\circ}C$ to $+100^{\circ}C$
at 19mW/9C to 200mV	Derate Linearity			$T_A = +100^{\circ}C$ to $+125^{\circ}C$
~	•	the second particular second second particular s	a set a transfer i t	E DISSIPATION PER OUTPUT TRANSISTOR $T_A = FULL PACKAGE-TEMPERATURE RANGE ATING-TEMPERATURE RANGE (T_A)$
100m			All Package Types)	$RT_A = FULL PACKAGE-TEMPERATURE RANGE$
55°C to +125°	د بایا ۲۰۰۰ • • • • • • • • • • • • • • • • • •			ATING-TEMPERATURE RANGE (TA)
65°C to +150°				AGE TEMPERATURE RANGE (Tstg)
+2850			se for 10s max	istance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from ca

្រ

RECOMMENDED OPERATING CONDITIONS at TA = 25°C, Except as Noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

		LIN			
CHARACTERISTIC	Vod (V)	MIN.	MAX.	UNITS	
Supply-Voltage Range (For TA = Full Package-Temperature Range)		3	18	V	
	5	120		1	
Data Setup Time ts	ບ 10	50	-	ns	
	15	40		1	
· · · · · · · · · · · · · · · · · · ·	5	80	·	· ·	
Data Hold Time th	1 10	40	-	ns	
	15	30	_		
	5		2	1.5	
Clock Input Frequency fc	L 10	dc	5	MHz	
	15	I	6.5		
	5	-	15		
Clock Input Rise or Fall Time trcL, trc	L 10	· _	15	JIS IS	
	15	· · ·	15		
	5	250			
Clock Input Pulse Width twL, twL	1 10	100	_	ns	
	15	75	_		
	5	200		1 .	
Clear Pulse Width tw	10	80	_	ns	
	15	60	_		
	5	250	_	1	
Clear Removal Time the	M 10	100	_	ns	
	15	80	_	1 .	




Fig. 1 – Logic diagram (1 of 4 flip-flops).

CD40175B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERIS	CO	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
		Vo	VIN	Vpp				-		+25		
. <u>4</u>		(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent		-	0, 5	5	1	1	30	30	-	0.02	1	
Device		-	0, 10	10	2	2	60	60	· · · -	0.02	2	1.
Current		_	0, 15	15	4	4	120	120	—	0.02	4	<i>μ</i> Α
Max.	IDD	-	0, 20	20	20	20	600	600	—	0.04	20	1.
Output Low		0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	—	
(Sink) Current		0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6	<u> </u>	1
Min.	IOL	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	_	1
Output High		4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)		2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2]
Current		9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	<u> </u>	1
Min.	Юн	13.5	0, 15	15	-4.2 .	-4	-2,8	-2.4	-3.4	-6.8	_	1
Output Voltage:			0, 5	5		0.	05			0	0.05	
Low-Level			0, 10	10	1	0.	05		·	0	0.05	1
Max.	VOL	-	0, 15	15		0.	05			0	0.05	1
Output Voltage:		_	0, 5	5		4.	95		4.95	5		l v
High-Level		_	0, 10	10	1	9.	95		9.95	10	<u> </u>	1
Min.	У ОН	—	0, 15	15	Î.	14	.95		14.95	15	_	1
Input Low		0.5,4.5	-	5		1	.5		-	—	1.5	
Voltage		1,9	_	10			3		-	- 1	3	1
Max.	VIL	1.5,13.5	-	15			4			— —	4	1
Input High		0.5,4.5		5	3.5			3.5		-	v	
Voltage		1, 9	<u> </u>	10		•	7		7	-]
Min.	VIH	1.5,13.5	. —	15		1	1		11		. —	1
Input Current Max	c. Iin	_	0, 18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μA




Fig. 2 – Definition of setup, hold, propagation delay, and removal times.

TRUTH TABLE FOR 1 OF 4 FLIP-FLOPS (Positive Logic)

	INPUTS	OUT	PUTS	
CLOCK	DATA	CLEAR	Q	a
	0	1	0	1
	1	1	1	0
	X	1	Q	ā
х	X	0 10 10	0	1
t=High Lev	el X=	=Don't Care	0=Lc	w Level

CD40175B Types

		1.1	LIMITS		UNITS
CHARACTERISTIC	TEST CONDITIONS VDD (V)	MIN.	TYP.	MAX.	
	5	_	100	200	
Transition Time tTHL, tTLH	10	—	50	100	
	15	- . '	40	80	
Propagation Delay Time	5	a a <u>na a</u>	220	400	
Clock to Q Output tPHL, tPLH	10	and an and	90	160	
	15	—	70	120	
Propagation Delay Time	5	_	325	500	
CLEAR to Q Output tPHL	10	_	130	200	ns
	15		100	150	
Minimum Pulse Width	5	_	110	250	
Clock twn	10	_	45	100	
	15	. — .	35	75	
	5	. —	100	200	
Clear	10		40	80	
	15		30	60	
	5	2	4.5		
Maximum Clock Frequency fCL	10	5	11	· · —	MHz
	15	6.5	. 14	_ ·	
	5	15	_		
Maximum Clock Rise or Fall Time trCL, tfCL	10	15			μs
······································	15	15		_	
	5		60	120	
Minimum Data Setup Time tsu	10		25	50	
	15	_	20	40	
	5	_	40	80	1
Minimum Data Hold Time th	10	_	20	40	ns
	15	_	15	30	
	5	_	125	250	-
Minimum Clear Removal Time ‡ tREM	10		50	100	
	15		40	80	
Input Capacitance CIN	_		5	7.5	pF

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C; Input tr, tt = 20 ns, CL = 50 pF, RL = 200 kΩ

‡ CLEAR signal must be high prior to positive-going transition of CLOCK pulse.







Fig. 3 - Typical propagation delay time (CLOCK to OUTPUT) as a function of load capacitance.










Fig. 9 – Typical dynamic power dissipation as a function of CLOCK frequency.





Fig. 10 – Dynamic power dissipation test circuit.






Fig. 11 - Quiescent device current test circuit.

Fig. 12 - Noise immunity test circuit.





Fig. 13 - Input leakage current test circuit.



Dimensions and pad layout for CD40175BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40175BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40175BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40175BF3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD40175BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated