











bq27750

SLUSCM7 - JUNE 2017

bg27750 Impedance Track™ Battery Gas Gauge and Protection Solution for 1-Series Cell Li-Ion Battery Packs

Features

- High-Side Protection N-CH FET Drive Allows Serial Bus Communication During Fault
- Programmable Protection Levels for Voltage, Current, and Temperature
- Analog Front End with Two Independent ADCs
 - Support for Simultaneous Current and Voltage Sampling
 - High-Accuracy Coulomb Counter with Input Offset Error < 1 µV (Typical)
- Supports Down to 1-mΩ Current Sense Resistor While Capable of 1-mA Current Measurement
- SHA-1 Authentication Responder for Increased **Battery Pack Security**
- 400-kHz I²C[™] Bus Communications Interface for High-Speed Programming and Data Access
- Compact 12-Pin VSON Package (DRZ)

Applications

- **Tablet Computing**
- Portable and Wearable Health Devices
- Portable Audio Devices
- High-Charge Current Applications (> 5 A)

3 Description

The Texas Instruments bg27750 Impedance Track™ Gas Gauge and Protection Solution is a highly integrated, accurate 1-series cell gas gauge and protection solution.

The bg27750 device provides a fully integrated packbased solution with a flash programmable custom instruction-set CPU reduced (RISC), safety protection, and authentication for 1-series cell Li-lon and Li-Polymer battery packs.

The bg27750 gas gauge communicates via an I²Ccompatible interface and combines an ultra-low-power, high-speed TI bqBMP processor, highaccuracy analog measurement capabilities, integrated memory, an array of peripheral and communication ports, an N-CH FET drive, and a SHA-1 Authentication transform responder into a complete, high-performance battery management solution.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
bq27750	VSON (12)	4 mm × 2.5 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents


1	Features 1		6.21 Data Flash	9
2	Applications 1		6.22 Current Protection Thresholds	9
3	Description 1		6.23 Current Protection Timing	10
4	Revision History2		6.24 N-CH FET Drive (CHG, DSG)	10
5	Pin Configuration and Functions		6.25 I ² C Interface I/O	11
6	Specifications4		6.26 I ² C Interface Timing	11
	6.1 Absolute Maximum Ratings 4		6.27 Typical Characteristics	12
	6.2 ESD Ratings	7	Detailed Description	15
	6.3 Recommended Operating Conditions		7.1 Overview	15
	6.4 Thermal Information		7.2 Functional Block Diagram	15
	6.5 Supply Current		7.3 Feature Description	16
	6.6 Power Supply Control		7.4 Device Functional Modes	20
	6.7 Low-Voltage General Purpose I/O, TS1	8	Application and Implementation	21
	6.8 Power-On Reset (POR)		8.1 Application Information	21
	6.9 Internal 1.8-V LDO		8.2 Typical Applications	21
	6.10 Current Wake Comparator	9	Power Supply Requirements	
	6.11 Coulomb Counter	10	Layout	
	6.12 ADC Digital Filter		10.1 Layout Guidelines	
	6.13 ADC Multiplexer		10.2 Layout Example	
	6.14 Internal Temperature Sensor	11	Device and Documentation Support	
	6.15 NTC Thermistor Measurement Support	• •	11.1 Documentation Support	
	6.16 High-Frequency Oscillator		11.2 Trademarks	
	6.17 Low-Frequency Oscillator		11.3 Electrostatic Discharge Caution	
	6.18 Voltage Reference 1 8		11.4 Glossary	
	6.19 Voltage Reference 2	12	Mechanical, Packaging, and Orderable	
	6.20 Instruction Flash	12	Information Information	26
	0.20 111011 001011 1 10011			

4 Revision History

DATE	REVISION	NOTES
June 2017	*	Initial Release



5 Pin Configuration and Functions



Pin Functions

PIN I/O		1/0	DESCRIPTION
NAME	DRZ	1/0	DESCRIPTION
VSS	1	P ⁽¹⁾	Device ground
SRN	2	AI	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.
SRP	3	AI	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.
TS1	4	Al	Temperature input for ADC
SCL	5	I/O	Serial Clock for I ² C interface; requires external pullup when used
SDA	6	I/O	Serial Data for I ² C interface; requires external pullup
DSG	7	0	N-CH FET drive output pin
PACK	8	AI, P	Pack sense input pin
CHG	9	0	N-CH FET drive output pin
PBI	10	Р	Power supply backup input pin
BAT	11	AI, P	Sense voltage input pin and power for battery
VCELL/INT	12	Al	Sense voltage input pin with option to configure as open drain interrupt pin
PWPD		_	Exposed Pad, electrically connected to VSS (external trace)

⁽¹⁾ P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/O = Digital Input/Output

TEXAS INSTRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range, V _{CC}	BAT, PBI	-0.3	30	V
	PACK	-0.3	30	V
upply voltage range, V _{CC} BAT, PBI -0.3 30 PACK -0.3 30 TS -0.3 V _{REG} + 0 SRP, SRN -0.3 0.3 BAT VCELL/INT - VCELL/INT - VCELL/INT - VCELL/INT - 0.3 VCELL/INT - VCELL/INT - VCELL/INT - 0.3 VSS + 8. utput voltage range, V _O CHG, DSG -0.3 32 aximum VSS current, I _{SS} ±50 unctional Temperature, T _{FUNC} -40 110 ead temperature (soldering, 10 s), T _{SOLDER} ±300	$V_{REG} + 0.3$	V		
Input voltage range V _{IN}	SRP, SRN	-0.3	0.3	V
mpar ronago rango, viji	ВАТ		30 30 V _{REG} + 0.3 0.3 VCELL/INT + 8.5 or VSS + 30 VSS + 8.5 32 ±50 110 ±300	V
	VCELL/INT	VSS - 0.3	VSS + 8.5	V
Output voltage range, V _O	CHG, DSG	-0.3	32	V
Maximum VSS current, I _{SS}			±50	mA
Functional Temperature, T _{FUNC}		-40	110	°C
Lead temperature (soldering, 10 s),	T _{SOLDER}		±300	°C
Storage temperature range, T _{STG}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	BAT, PBI	2.2		26	V
V _{SHUTDOWN} -	Shutdown voltage	V _{PACK} < V _{SHUTDOWN} -	1.8	2.0	2.2	V
V _{SHUTDOWN+}	Start-up voltage	V _{PACK} > V _{SHUTDOWN} + V _{HYS}	2.05	2.25	2.45	V
V _{HYS}	Shutdown voltage hysteresis	V _{SHUTDOWN+} – V _{SHUTDOWN}		250		mV
		SDA, SCL			5.5	
	Input voltage range	TS1			V_{REG}	
		SRP, SRN	-0.2		0.2	
V _{IN}		BAT	V _{VCELL/INT}		V _{VCELL/INT} + 5	V
		VCELL/INT	V _{VSS}		V _{VSS} + 5	
		PACK			26	
Vo	Output voltage range	CHG, DSG			26	V
C _{PBI}	External PBI capacitor		2.2			μF
T _{OPR}	Operating temperature		-40		85	°C

Submit Documentation Feedback

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



www.ti.com

6.4 Thermal Information

		bq27750	
	THERMAL METRIC ⁽¹⁾	VSON (DRZ)	UNIT
		12 PINS	
R ₀ JA, High K	Junction-to-ambient thermal resistance	186.4	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	90.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	110.7	°C/W
ΤιΨ	Junction-to-top characterization parameter	96.7	*C/VV
ΨЈВ	Junction-to-board characterization parameter	90	
R _θ JC(bottom)	Junction-to-case(bottom) thermal resistance	n/a	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Supply Current

Typical values stated where $T_A = 25^{\circ}\text{C}$, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
I _{NORMAL} ⁽¹⁾	NORMAL mode	CHG = ON, DSG = ON, No Flash Write		250		μΑ
I _{SLEEP} (1)	SLEEP mode	CHG = OFF, DSG = OFF, No Communication on Bus		100		
I _{SHUTDOWN}	SHUTDOWN mode			0.5	2	μΑ

⁽¹⁾ Dependent on the use of the correct firmware (FW) configuration

6.6 Power Supply Control

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

PA	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{SWITCHOVER} -	BAT to PACK switchover voltage	V _{BAT} < V _{SWITCHOVER} -	2.0	2.1	2.2	V
V _{SWITCHOVER+}	PACK to BAT switchover voltage	V _{BAT} > V _{SWITCHOVER} + V _{HYS}	3.0	3.1	3.2	V
V _{HYS}	Switchover voltage hysteresis	V _{SWITCHOVER+} - V _{SWITCHOVER-}		1000		mV
	Input Leakage current	BAT pin, BAT = 0 V, PACK = 25 V			1	
I _{LKG}		PACK pin, BAT = 25 V, PACK = 0 V			1	μΑ
ILKG		BAT and PACK pins, BAT = 0 V, PACK = 0 V, PBI = 25 V			1	
R _{PACK(PD)}	Internal pulldown resistance	PACK	30	40	50	kΩ

6.7 Low-Voltage General Purpose I/O, TS1

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{IH}	High-level input		0.65 x V _{REG}			V
V_{IL}	Low-level input				0.35 x V _{REG}	V
V_{OH}	Output voltage high	$I_{OH} = -1.0 \text{ mA}$	0.75 x V _{REG}			V
V_{OL}	Output voltage low	I _{OL} = 1.0 mA			0.2 x V _{REG}	V
C_{IN}	Input capacitance			5		pF
I _{LKG}	Input leakage current				1	μΑ

TEXAS INSTRUMENTS

6.8 Power-On Reset (POR)

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{REGIT}	Negative-going voltage input	V _{REG}	1.51	1.55	1.59	V
V _{HYS}	Power-on reset hysteresis	V _{REGIT+} – V _{REGIT}	70	100	130	mV
t _{RST}	Power-on reset time		200	300	400	μs

6.9 Internal 1.8-V LDO

Typical values stated where $T_A = 25^{\circ}C$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C (unless otherwise noted)

71	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{REG}	Regulator voltage		1.6	1.8	2.0	V
$\Delta V_{O(TEMP)}$	Regulator output over temperature	$\Delta V_{REG}/\Delta T_A$, $I_{REG} = 10 \text{ mA}$		±0.25%		
$\Delta V_{O(LINE)}$	Line regulation	$\Delta V_{REG}/\Delta V_{BAT}$, $V_{BAT} = 10 \text{ mA}$	-0 .6%		0.5%	
$\Delta V_{O(LOAD)}$	Load regulation	$\Delta V_{REG}/\Delta I_{REG}$, $I_{REG} = 0$ mA to 10 mA	-1.5%		1.5%	
I _{REG}	Regulator output current limit	$V_{REG} = 0.9 \times V_{REG(NOM)}, V_{IN} > 2.2 V$	20			mA
I _{SC}	Regulator short-circuit current limit	$V_{REG} = 0 \times V_{REG(NOM)}$	25	40	50	mA
PSRR _{REG}	Power supply rejection ratio	$\Delta V_{BAT}/\Delta V_{REG}$, I _{REG} = 10 mA, V _{IN} > 2.5 V, f = 10 Hz		40		dB
V _{SLEW}	Slew rate enhancement voltage threshold	V _{REG}	1.58	1.65		V

6.10 Current Wake Comparator

Typical values stated where $T_A = 25^{\circ}C$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		V _{WAKE} = V _{SRP} - V _{SRN} WAKE_CONTROL[WK1, WK0] = 0,0	±0.3	±0.625	±0.9	mV
V_{WAKE}	Wake voltage	V _{WAKE} = V _{SRP} - V _{SRN} WAKE_CONTROL[WK1, WK0] = 0,1	±0.6	±1.25	±1.8	mV
	threshold	V _{WAKE} = V _{SRP} - V _{SRN} WAKE_CONTROL[WK1, WK0] = 1,0	±1.2	±2.5	±3.6	mV mV c
		V _{WAKE} = V _{SRP} - V _{SRN} WAKE_CONTROL[WK1, WK0] = 1,1	±2.4	±5.0	±7.2	mV
V _{WAKE(DRIFT)}	Temperature drift of V _{WAKE} accuracy			0.5%		°C
t _{WAKE}	Time from application of current to wake			0.25	0.5	ms
t _{WAKE(SU)}	Wake up comparator startup time	[WKCHGEN] = 0 and [WKDSGEN] = 0 to [WKCHGEN] = 1 and [WKDSGEN] = 1		250	640	μs

6.11 Coulomb Counter

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

Typical values stated whole T _A = 25 °C, will what values stated where T _A = 10 °C to 60 °C (allies of stated)								
TEST CONDITION	MIN	TYP	MAX	UNIT				
	-100		100	mV				
	-V _{REF1} /10		+V _{REF1} /10	mV				
16-bit, No missing codes			±1	LSB				
16-bit, Best fit over input voltage range		±5.2	±22.3	LSB				
16-bit, Post-calibration		±1.3	±2.6	LSB				
15-bit + sign, Post-calibration		0.04	0.07	LSB/°C				
	TEST CONDITION 16-bit, No missing codes 16-bit, Best fit over input voltage range 16-bit, Post-calibration	TEST CONDITION —100 —V _{REF1} /10 16-bit, No missing codes 16-bit, Best fit over input voltage range 16-bit, Post-calibration	TEST CONDITION MIN TYP -100 -V_REF1/10 16-bit, No missing codes ±5.2 16-bit, Best fit over input voltage range ±5.2 16-bit, Post-calibration ±1.3	TEST CONDITION MIN TYP MAX -100 100 -V _{REF1} /10 +V _{REF1} /10 16-bit, No missing codes ±1 16-bit, Best fit over input voltage range ±5.2 ±22.3 16-bit, Post-calibration ±1.3 ±2.6				

www.ti.com

Coulomb Counter (continued)

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Gain error	15-bit + sign, Over input voltage range		±131	±492	LSB
Gain error drift	15-bit + sign, Over input voltage range		4.3	9.8	LSB/°C
Effective input resistance		2.5			$M\Omega$

6.12 ADC Digital Filter

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	ADCTL[SPEED1, SPEED0] = 0, 0		31.25		
•	ADCTL[SPEED1, SPEED0] = 0, 1		15.63		
tconv	ADCTL[SPEED1, SPEED0] = 1, 0		7.81		ms
	ADCTL[SPEED1, SPEED0] = 1, 1		1.95		
Resolution	No missing codes, ADCTL[SPEED1, SPEED0] = 0, 0		16		Bits
	With sign, ADCTL[SPEED1, SPEED0] = 0, 0	14	15		
THE STATE OF THE STATE OF	With sign, ADCTL[SPEED1, SPEED0] = 0, 1	13	14		Dit.
Effective resolution	With sign, ADCTL[SPEED1, SPEED0] = 1, 0	11	12		Bits
	With sign, ADCTL[SPEED1, SPEED0] = 1, 1	9	10		

6.13 ADC Multiplexer

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

Typical values stated where T _A = 25°C, will what values stated where T _A = 10°C to 50°C (unless stated)								
	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT		
		VCELL/INT-VSS, BAT-VCELL/INT	0.1980	0.2000	0.2020			
K	K Scaling factor	BAT-VSS, PACK-VSS	0.0485	0.050	0.051	_		
		V _{REF1} /2	0.490	0.500	0.510			
		BAT-VSS, PACK-VSS	-0.2		20			
V _{IN}	Input voltage range	TS1	-0.2		0.8 × V _{REF1}	V		
		TS1	-0.2		0.8 × V _{REG}			
I _{LKG}	Input leakage current	VCELL/INT, BAT, cell detach detection off, ADC multiplexer off			1	μA		

6.14 Internal Temperature Sensor

Typical values stated where $T_A = 25^{\circ}C$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{TEMP}	Internal temperature	V _{TEMPP}	-1.9	-2.0	-2.1	mV/°C
	sensor voltage drift	V _{TEMPP} – V _{TEMPN} ⁽¹⁾	0.177	0.178	0.179	mv/·C

⁽¹⁾ Assured by design

6.15 NTC Thermistor Measurement Support

Typical values stated where $T_A = 25^{\circ}C$, Min/Max values stated where $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

Р	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R _{NTC(PU)}	Internal pull-up resistance	TS1	14.4	18	21.6	kΩ
R _{NTC(DRIFT)}	Resistance drift over temperature	TS1	-360	-280	-200	PPM/°C

Instruments

6.16 High-Frequency Oscillator

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
f_{HFO}	Operating frequency			16.78		MHz
	Fragues av arrar	$T_A = -20$ °C to 70°C, includes frequency drift	-2.5%	±0.25%	2.5%	
THFO(ERR)	Frequency error	T _A = -40°C to 85°C, includes frequency drift	-3.5%	±0.25%	3.5%	
	Chart up time	T _A = -20°C to 85°C, Oscillator frequency within +/-3% of nominal, CLKCTL[HFRAMP] = 1			4	ms
t _{HFO(SU)}	Start-up time	Oscillator frequency within +/-3% of nominal, CLKCTL[HFRAMP] = 0			100	μs

6.17 Low-Frequency Oscillator

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

71	A	,	(
	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT				
f_{LFO}	Operating frequency			262.144		kHz				
f _{LFO(LP)}	Operating frequency in low power mode			247		kHz				
,	Fraguency arror	$T_A = -20$ °C to 70°C, includes frequency drift	-1.5%	±0.25%	1.5%					
t _{LFO(ERR)}	Frequency error	T _A = -40°C to 85°C, includes frequency drift	-2.5%	±0.25%	2.5%					
f _{LFO(LPERR)}	Frequency error in low power mode		-5%		5%					
f _{LFO(FAIL)}	Failure detection frequency		30	80	100	kHz				

6.18 Voltage Reference 1

Typical values stated where $T_A = 25^{\circ}C$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{REF1}	Internal reference voltage	T _A = 25°C, after trim	1.215	1.220	1.225	V
V	Internal reference	T _A = 0°C to 60°C, after trim		±50		DDM/9C
VREF1(DRIFT)	voltage drift	$T_A = -40$ °C to 85°C, after trim		±80		PPM/°C

6.19 Voltage Reference 2

Typical values stated where $T_A = 25^{\circ}C$, Min/Max values stated where $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

			•			
P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{REF2}	Internal reference voltage	$T_A = 25$ °C, after trim	1.215	1.220	1.225	V
M	Internal reference	$T_A = 0$ °C to 60°C, after trim		±50		PPM/°C
V _{REF2(DRIFT)}	voltage drift	$T_A = -40$ °C to 85°C, after trim		±80		PPIVI/ C

6.20 Instruction Flash

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

Typical values stated misrs 1 _A = 25 s, min/max values stated misrs 1 _A = 16 s to 50 s (dimess stated)								
P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT		
	Data retention		10 ⁽¹⁾			Years		
	Flash programming write cycles		1000 ⁽¹⁾			Cycles		
t _{PROGWORD}	Word programming time	$T_A = -40$ °C to 85°C			40	μs		
t _{MASSERASE}	Mass-erase time	$T_A = -40$ °C to 85°C			40	ms		
t _{PAGEERASE}	Page-erase time	$T_A = -40$ °C to 85°C			40	ms		
I _{FLASHREAD}	Flash-read current	$T_A = -40$ °C to 85°C			2	mA		

(1) Assured by design



www.ti.com

Instruction Flash (continued)

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
I _{FLASHWRITE} Flash-write current	$T_A = -40$ °C to 85°C			5	mA
I _{FLASHERASE} Flash-erase current	$T_A = -40$ °C to 85°C			15	mA

6.21 Data Flash

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	Data retention		10 ⁽¹⁾			Years
	Flash programming write cycles		20000 ⁽¹⁾			Cycles
t _{PROGWORD}	Word programming time	$T_A = -40$ °C to 85°C			40	μs
t _{MASSERASE}	Mass-erase time	$T_A = -40$ °C to 85°C			40	ms
t _{PAGEERASE}	Page-erase time	$T_A = -40$ °C to 85°C			40	ms
I _{FLASHREAD}	Flash-read current	$T_A = -40$ °C to 85°C			1	mA
I _{FLASHWRITE}	Flash-write current	$T_A = -40$ °C to 85°C			5	mA
I _{FLASHERASE}	Flash-erase current	$T_A = -40$ °C to 85°C			15	mA

⁽¹⁾ Assured by design

6.22 Current Protection Thresholds

Typical values stated where $T_A = 25^{\circ}C$, Min/Max values stated where $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
V	OCD detection threshold	V _{OCD} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-16.6		-100	mV	
V _{OCD}	voltage range	$V_{OCD} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 0	-8.3		-50	mv	
ΔV_{OCD}	OCD detection threshold	V _{OCD} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		-5.56		mV	
7 A OCD	voltage program step	$V_{OCD} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 0		-2.78		ШУ	
۸۷,۵۵۵	SCC detection threshold	$V_{SCC} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 1	44.4		200	\/	
ΔV_{SCC}	voltage range	V _{SCC} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 0	22.2		100	mV	
	SCC detection threshold	V _{SCC} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		22.2		\/	
ΔV_{SCC}	voltage program step	V _{SCC} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 0		11.1		mV	
M	SCD1 detection threshold	V _{SCD1} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	\/	
V _{SCD1}	voltage range	$V_{SCD1} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	mV	
41/	SCD1 detection threshold	V _{SCD1} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		-22.2		\/	
ΔV_{SCD1}	voltage program step	$V_{SCD1} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0		-11.1		mV	
M	SCD2 detection threshold	V _{SCD2} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	\/	
V _{SCD2}	voltage range	$V_{SCD2} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	mV	

TEXAS INSTRUMENTS

Current Protection Thresholds (continued)

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
427	SCD2 detection threshold	$V_{SCD2} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 1		-22.2		\/
ΔV_{SCD2}	voltage program step	$V_{SCD2} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0		-11.1		mV

6.23 Current Protection Timing

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	NOM	MAX	UNIT
t _{OCD}	OCD detection delay time		1		31	ms
Δt_{OCD}	OCD detection delay time program step			2		ms
t _{SCC}	SCC detection delay time		0		915	μs
Δt_{SCC}	SCC detection delay time program step			61		μs
	SCD1 detection delay	PROTECTION_CONTROL[SCDDx2] = 0	0		915	µs µs µs
t _{SCD1}	time	PROTECTION_CONTROL[SCDDx2] = 1	0		1850	μs
4.4	SCD1 detection delay	PROTECTION_CONTROL[SCDDx2] = 0		61		116
Δt_{SCD1}	time program step	PROTECTION_CONTROL[SCDDx2] = 1		121		μs
	SCD2 detection delay	PROTECTION_CONTROL[SCDDx2] = 0	0		458	
t _{SCD2}	time	PROTECTION_CONTROL[SCDDx2] = 1	0		915	he he
	SCD2 detection delay	PROTECTION_CONTROL[SCDDx2] = 0		30.5		
Δt_{SCD2}	time program step	PROTECTION_CONTROL[SCDDx2] = 1		61		μs
t _{DETECT}	Current fault detect time	$V_{SRP} - V_{SRN} = V_T - 3$ mV for OCD, SCD1, and SC2, $V_{SRP} - V_{SRN} = V_T + 3$ mV for SCC			160	μs
t _{ACC}	Current fault delay time accuracy	Max delay setting	-10%		10%	

6.24 N-CH FET Drive (CHG, DSG)

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	Output valtage ratio	Ratio_{DSG} = (V_{DSG} - V_{BAT}) / V_{BAT}, 2.2 V < V_{BAT} < 4.07 V, 10 M Ω between PACK and DSG	2.133	2.333	2.467	
Output voltage ratio		Ratio _{CHG} = (V _{CHG} – V _{BAT}) / V _{BAT} , 2.2 V < V _{BAT} < 4.07 V, 10 M Ω between BAT and CHG	2.133	2.333	2.467	_
	Output voltage,	$V_{DSG(ON)}$ = V_{DSG} – V_{BAT} , 4.07 V ≤ V_{BAT} ≤ 18 V, 10 M Ω between PACK and DSG	8.75	9.5	10.25	V
	CHG and DSG on	$V_{CHG(ON)} = V_{CHG} - V_{BAT}, 4.07 \text{ V} \le V_{BAT} \le 18 \text{ V}, 10 \text{ M}Ω$ between BAT and CHG	8.75	9.5	10.25	V
V _(FETOFF)	Output voltage, CHG and DSG off	$V_{DSG(OFF)}$ = V_{DSG} – $V_{PACK},$ 10 $M\Omega$ between PACK and DSG	-0.4		0.4	V
,	CHG and DSG on	$V_{CHG(OFF)} = V_{CHG} - V_{BAT}$, 10 M Ω between BAT and CHG	-0.4		0.4	
	Rise time	V_{DSG} from 0% to 35% $V_{DSG(ON)(TYP)}$, V_{BAT} ≥ 2.2 V, C_L = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and C_L , 10 MΩ between PACK and DSG		200	500	110
t _R	KISE IIIIE	V_{CHG} from 0% to 35% $V_{CHG(ON)(TYP)}$, V_{BAT} ≥ 2.2 V, C_L = 4.7 nF between CHG and BAT, 5.1 kΩ between CHG and C_L , 10 MΩ between BAT and CHG		200	500	V V µs

Product Folder Links: bq27750

10



N-CH FET Drive (CHG, DSG) (continued)

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
tϝ	Fall time	V_{DSG} from $V_{DSG(ON)(TYP)}$ to 1 V, $V_{BAT} \ge 2.2$ V, $C_L = 4.7$ nF between DSG and PACK, 5.1 k Ω between DSG and C_L , 10 $M\Omega$ between PACK and DSG		40	300	
		V_{CHG} from $V_{CHG(ON)(TYP)}$ to 1 V, $V_{BAT} \ge 2.2$ V, $C_L = 4.7$ nF between CHG and BAT, 5.1 kΩ between CHG and C_L , 10 MΩ between BAT and CHG		40	200	μs

6.25 I2C Interface I/O

Typical values stated where $T_A = 25^{\circ}$ C, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

71		,	`	,	
	PARAMETER	TEST CONDITION	MIN	TYP MAX	UNIT
V_{IH}	Input voltage high	SCL, SDA, V _{REG} = 1.8 V (STANDARD and FAST modes)	0.7 × V _{REG}		V
V_{IL}	Input voltage low	SCL, SDA, V _{REG} = 1.8 V (STANDARD and FAST modes)	-0.5	$0.3 \times V_{REG}$	V
V _{OL} Output low voltage	SCL, SDA, V _{REG} = 1.8 V, I _{OL} = 3 mA (FAST mode)		$0.2 \times V_{REG}$	V	
	SCL, SDA, V_{REG} > 2.0 V, I_{OL} = 3 mA (STANDARD and FAST modes)		0.4	V	
C _{IN}	Input capacitance			10	pF
I _{LKG}	Input leakage current			1	μΑ
R _{PD}	Pull-down resistance			3.3	kΩ

6.26 I²C Interface Timing

Typical values stated where $T_A = 25^{\circ}C$, Min/Max values stated where $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	NOM MAX	UNIT
t_R	Clock rise time	10% to 90%		300	ns
t_{F}	Clock fall time	90% to 10%		300	ns
t _{HIGH}	Clock high period		600		ns
t_{LOW}	Clock low period		1.3		μs
t _{SU(START)}	Repeated start setup time		600		ns
t _{d(START)}	Start for first falling edge to SCL		600		ns
t _{SU(DATA)}	Data setup time		100		ns
t _{HD(DATA)}	Data hold time		0		μs
t _{SU(STOP)}	Stop setup time		600		ns
t _{BUF}	Bus free time between stop and start		1.3		μs
f _{SW}	Clock operating frequency	SLAVE mode, SCL 50% duty cycle		400	kHz





Figure 1. I²C Timing

6.27 Typical Characteristics



Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



www.ti.com

Typical Characteristics (continued)




Figure 6. High-Frequency Oscillator vs. Temperature






Figure 7. Overcurrent Discharge Protection Threshold vs.
Temperature



Threshold setting is 88.8 mV.



Threshold setting is -88.8 mV.

Figure 8. Short Circuit Charge Protection Threshold vs. Temperature




Figure 10. Short Circuit Discharge 2 Protection Threshold vs. Temperature




Figure 9. Short Circuit Discharge 1 Protection Threshold vs

Threshold setting is 11 ms.

-20

-40

0

20

10.70

Figure 11. Overcurrent Delay Time vs. Temperature

40

Temperature (°C)

60

80

100

120

C013

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

ISTRUMENTS

Typical Characteristics (continued)




Figure 12. Short Circuit Charge Current Delay Time vs. **Temperature**




Figure 13. Short Circuit Discharge 1 Delay Time vs. **Temperature**




Figure 14. V_{CELL} Measurement at 2.5-V vs. Temperature





Figure 16. V_{CELL} Measurement at 4.25-V vs. Temperature



This is the V_{CELL} average for single cell.

Figure 15. V_{CELL} Measurement at 3.5-V vs. Temperature




Figure 17. I measured vs. Temperature

Submit Documentation Feedback



7 Detailed Description


7.1 Overview

www.ti.com

The bg27750 gas gauge is a fully integrated battery manager that employs flash-based firmware and integrated hardware protection to provide a complete solution for battery-stack architectures composed of 1-series cells. The bq27750 device interfaces with a host system via an I²C protocol. High-performance, integrated analog peripherals enable support for a sense resistor down to 1 m Ω and simultaneous current/voltage data conversion for instant power calculations. The following sections detail all of the major component blocks included as part of the bq27750 device.

7.2 Functional Block Diagram

The Functional Block Diagram depicts the analog (AFE) and digital (AGG) peripheral content in the bq27750 device.



TEXAS INSTRUMENTS

7.3 Feature Description

7.3.1 Battery Parameter Measurements

The bq27750 device measures cell voltage and current simultaneously, and also measures temperature to calculate the information related to remaining capacity, full charge capacity, state-of-health, and other gauging parameters.

7.3.1.1 bg27750 Processor

The bq27750 device uses a custom TI-proprietary processor design that features a Harvard architecture and operates at frequencies up to 4.2 MHz. Using an adaptive, three-stage instruction pipeline, the bq27750 processor supports variable instruction length of 8, 16, or 24 bits.

7.3.2 Coulomb Counter (CC)

The first ADC is an integrating converter designed specifically for coulomb counting. The converter resolution is a function of its full-scale range and number of bits, yielding a 3.74-µV resolution.

7.3.3 CC Digital Filter

The CC digital filter generates a 16-bit conversion value from the delta-sigma CC front end. Its FIR filter uses the LFO clock output, which allows it to stop the HFO clock during conversions. New conversions are available every 250 ms while **CCTL[CC_ON]** = 1. Proper use of this peripheral requires turning on the CC modulator in the AFE.

7.3.4 ADC Multiplexer

The ADC multiplexer provides selectable connections to the VCx inputs, TS1 inputs, internal temperature sensor, internal reference voltages, internal 1.8-V regulator, PACK input, and VSS ground reference input. In addition, the multiplexer can independently enable the TS1 input connection to the internal thermistor biasing circuitry, and also enables the user to short the multiplexer inputs for test and calibration purposes.

7.3.5 Analog-to-Digital Converter (ADC)

The second ADC is a 16-bit delta-sigma converter designed for general-purpose measurements. The ADC automatically scales the input voltage range during sampling based on channel selection. The converter resolution is a function of its full-scale range and number of bits, yielding a 38-µV resolution. The default conversion time of the ADC is 31.25 ms, but is user-configurable down to 1.95 ms. Decreasing the conversion time presents a tradeoff between conversion speed and accuracy, as the resolution decreases for faster conversion times.

7.3.6 ADC Digital Filter

The ADC digital filter generates a 24-bit conversion result from the delta-sigma ADC front end. Its FIR filter uses the LFO clock, which allows it to stop the HFO clock during conversions. The ADC digital filter is capable of providing two 24-bit results: one result from the delta-sigma ADC front end and a second synchronous result from the delta-sigma CC front end.

7.3.7 Internal Temperature Sensor

An internal temperature sensor is available on the bq27750 device to reduce the cost, power, and size of the external components necessary to measure temperature. It is available for connection to the ADC using the multiplexer, and is ideal for quickly determining pack temperature under a variety of operating conditions.

7.3.8 External Temperature Sensor Support

The TS1 input is enabled with an internal $18-k\Omega$ (typical) linearization pull-up resistor to support the use of a $10-k\Omega$ (25°C) NTC external thermistor, such as the Semitec 103AT-2. The NTC thermistor should be connected between VSS and the individual TS1 pin. The analog measurement is then taken via the ADC through its input multiplexer. If a different thermistor type is required, then changes to configurations may be required.



Feature Description (continued)




Figure 18. External Thermistor Biasing

7.3.9 Power Supply Control

The bq27750 device manages its supply voltage dynamically according to operating conditions. When $V_{BAT} > V_{SWITCHOVER-} + V_{HYS}$, the AFE connects an internal switch to BAT and uses this pin to supply power to its internal 1.8-V LDO, which subsequently powers all device logic and flash operations. Once BAT decreases to $V_{BAT} < V_{SWITCHOVER-}$, the AFE disconnects its internal switch from BAT and connects another switch to PACK, allowing sourcing of power from a charger (if present). An external capacitor connected to PBI provides a momentary supply voltage to help guard against system brownouts due to transient short-circuit or overload events that pull BAT below $V_{SWITCHOVER-}$.

7.3.10 Power-On Reset

In the event of a power-cycle, the bq27750 AFE holds its internal RESET output pin high for t_{RST} duration to allow its internal 1.8-V LDO and LFO to stabilize before running the AGG. The AFE enters power-on reset when the voltage at V_{REG} falls below V_{REGIT-} and exits reset when V_{REG} rises above $V_{REGIT-} + V_{HYS}$ for t_{RST} time. After t_{RST} , the bq27750 AGG will write its trim values to the AFE.




Figure 19. POR Timing Diagram

7.3.11 Bus Communication Interface

Copyright © 2017, Texas Instruments Incorporated

The bq27750 device has an I²C bus communication interface. This device has the option to broadcast information to a smart charger to provide key information to adjust the charging current and charging voltage based on the temperature or individual cell voltages.

TEXAS INSTRUMENTS

Feature Description (continued)

CAUTION

If the device is configured as a single-master architecture (an application processor) and an occasional NACK is detected in the operation, the master can resend the transaction. However, in a multi-master architecture, an incorrect ACK leading to accidental loss of bus arbitration can cause a master to wait incorrectly for another master to clear the bus. If this master does not get a bus-free signal, then it must have in place a method to look for the bus and assume it is free after some period of time. Also, if possible, set the clock speed to be 100 kHz or less to significantly reduce the issue described above for multi-mode operation.

7.3.12 N-Channel Protection FET Drive

The bq27750 device controls two external N-Channel MOSFETs in a back-to-back configuration for battery protection. The charge (CHG) and discharge (DSG) FETs are automatically disabled if a safety fault (AOLD, ASSC, ASCD, SOV) is detected, and can also be manually turned off using **AFE_CONTROL[CHGEN, DSGEN]** = 0, 0. When the gate drive is disabled, an internal circuit discharges CHG to BAT and DSG to PACK.

7.3.13 Low Frequency Oscillator

The bq27750 AFE includes a low frequency oscillator (LFO) running at 262.144 kHz. The AFE monitors the LFO frequency and indicates a failure via *LATCH_STATUS[LFO]* if the output frequency is much lower than normal.

7.3.14 High Frequency Oscillator

The bq27750 AGG includes a high frequency oscillator (HFO) running at 16.78 MHz. It is synthesized from the LFO output and scaled down to 8.388 MHz with 50% duty cycle.

7.3.15 1.8-V Low Dropout Regulator

The bq27750 AFE contains an integrated 1.8-V LDO that provides regulated supply voltage for the device CPU and internal digital logic.

7.3.16 Internal Voltage References

The bq27750 AFE provides two internal voltage references with V_{REF1} , used by the ADC and CC, while V_{REF2} is used by the LDO, LFO, current wake comparator, and OCD/SCC/SCD1/SCD2 current protection circuitry.

7.3.17 Overcurrent in Discharge Protection

The overcurrent in discharge (OCD) function detects abnormally high current in the discharge direction. The overload in discharge threshold and delay time are configurable via the OCD_CONTROL register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION_CONTROL register. The detection circuit also incorporates a filtered delay before disabling the CHG and DSG FETs. When an OCD event occurs, the *LATCH_STATUS[OCD]* bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

7.3.18 Short-Circuit Current in Charge Protection

The short-circuit current in charge (SCC) function detects catastrophic current conditions in the charge direction. The short-circuit in charge threshold and delay time are configurable via the SCC_CONTROL register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION_CONTROL register. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an SCC event occurs, the **LATCH_STATUS[SCC]** bit is set to 1 and is latched until it is cleared and the fault condition has been removed.



Feature Description (continued)

7.3.19 Short-Circuit Current in Discharge 1 and 2 Protection

The short-circuit current in discharge (SCD) function detects catastrophic current conditions in the discharge direction. The short-circuit in discharge thresholds and delay times are configurable via the SCD1_CONTROL and SCD2_CONTROL registers. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION_CONTROL register. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an SCD event occurs, the *LATCH_STATUS[SCD1]* or *LATCH_STATUS[SCD2]* bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

7.3.20 Primary Protection Features

The bq27750 gas gauge supports the following battery and system level protection features, which can be configured using firmware:

- Cell Undervoltage Protection
- Cell Overvoltage Protection
- Overcurrent in CHARGE Mode Protection
- Overcurrent in DISCHARGE Mode Protection
- Overload in DISCHARGE Mode Protection
- Short Circuit in CHARGE Mode Protection
- Overtemperature in CHARGE Mode Protection
- Overtemperature in DISCHARGE Mode Protection
- Precharge Timeout Protection
- · Fast Charge Timeout Protection

7.3.21 Gas Gauging

This device uses the Impedance Track™ technology to measure and determine the available charge in battery cells. The accuracy achieved using this method is better than 1% error over the lifetime of the battery. There is no full charge/discharge learning cycle required. See the *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm Application Report* (SLUA364) for further details.

7.3.22 Charge Control Features

This device supports charge control features, such as:

- Reports charging voltage and charging current based on the active temperature range—JEITA temperature ranges T1, T2, T3, T4, T5, and T6
- · Provides more complex charging profiles, including sub-ranges within a standard temperature range
- Reports the appropriate charging current required for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger, using the bus communication interface
- Selects the chemical state-of-charge of each battery cell using the Impedance Track method
- Provides pre-charging/zero-volt charging
- Employs charge inhibit and charge suspend if battery pack temperature is out of programmed range
- Reports charging faults and indicates charge status via charge and discharge alarms

7.3.23 Authentication

This device supports security by:

- Authentication by the host using the SHA-1 method
- The gas gauge requires SHA-1 authentication before the device can be unsealed or allow full access.

TEXAS INSTRUMENTS

7.4 Device Functional Modes

This device supports three modes, but the current consumption varies, based on firmware control of certain functions and modes of operation:

- NORMAL mode: In this mode, the device performs measurements, calculations, protections, and data updates every 250-ms intervals. Between these intervals, the device is operating in a reduced power stage to minimize total average current consumption.
- SLEEP mode: In this mode, the device performs measurements, calculations, protections, and data updates in adjustable time intervals. Between these intervals, the device is operating in a reduced power stage to minimize total average current consumption.
- SHUTDOWN mode: The device is completely disabled.

7.4.1 Lifetime Logging Features

The device supports data logging of several key parameters for warranty and analysis:

- Maximum and Minimum Cell Temperature
- Maximum Current in CHARGE or DISCHARGE Mode
- · Maximum and Minimum Cell Voltages

7.4.2 Configuration

The device supports accurate data measurements and data logging of several key parameters.

7.4.2.1 Coulomb Counting

The device uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement. The ADC measures charge/discharge flow of the battery by measuring the voltage across a very small external sense resistor. The integrating ADC measures a bipolar signal from a range of -100 mV to 100 mV, with a positive value when $V_{(SRP)} - V_{(SRN)}$, indicating charge current and a negative value indicating discharge current. The integration method uses a continuous timer and internal counter, which has a rate of 0.65 nVh.

7.4.2.2 Cell Voltage Measurements

The bq27750 gas gauge measures the individual cell voltages at 250-ms intervals using an ADC. This measured value is internally scaled for the ADC and is calibrated to reduce any errors due to offsets. This data is also used for calculating the impedance of the individual cell for Impedance Track gas gauging.

7.4.2.3 Current Measurements

The current measurement is performed by measuring the voltage drop across the external sense resistor (1 m Ω to 3 m Ω) and the polarity of the differential voltage determines if the cell is in the CHARGE or DISCHARGE mode.

7.4.2.4 Auto Calibration

The auto-calibration feature helps to cancel any voltage offset across the SRP and SRN pins for accurate measurement of the cell voltage, charge/discharge current, and thermistor temperature. The auto-calibration is performed when there is no communication activity for a minimum of 5 s on the bus lines.

7.4.2.5 Temperature Measurements

This device has an internal sensor for on-die temperature measurements, and the ability to support external temperature measurements via the external NTC on the TS1 pin. These two measurements are individually enabled and configured.



www.ti.com SLUSCM7 – JUNE 2017

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The bq27750 gas gauge is a primary protection device that can be used with a 1-series Li-lon/Li Polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, the user needs Battery Management Studio (bqStudio), which is a graphical user-interface tool installed on a PC during development. The firmware installed in the product has default values, which are summarized in the *bq27750 Technical Reference Manual* (SLUUBI6) for this product. Using the bqStudio tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as fault trigger thresholds for protection, enable/disable of certain features for operation, configuration of cells, chemistry that best matches the cell used, and more are known. This data can be referred to as the "golden image."

8.2 Typical Applications

The following is the bq27750 application schematic for the 1-series configuration.




Figure 20. bq27750 1-Series Cell Typical Implementation



Typical Applications (continued)

8.2.1 Design Requirements (Default)

Design Parameter	Example
Cell Configuration	1s1p (1-series with 1 parallel)
Design Capacity	4400 mAH
Device Chemistry	100 (LiCoO2/graphitized carbon)
Cell Overvoltage at Standard Temperature	4300 mV
Cell Undervoltage	2500 mV
Shutdown Voltage	2300 mV
Overcurrent in CHARGE Mode	6000 mA
Overcurrent in DISCHARGE Mode	−6000 mA
Short Circuit in CHARGE Mode	0.1 V/Rsense across SRP, SRN
Short Circuit in DISCHARGE 1 Mode	-0.1 V/Rsense across SRP, SRN
Safety Overvoltage	4500 mV
Under Temperature Charging	0°C
Under Temperature Discharging	0°C
BROADCAST Mode	Enabled

8.2.2 Detailed Design Procedure

8.2.2.1 Setting Design Parameters

For the firmware settings needed for the design requirements, refer to the *bq27750 Technical Reference Manual* (SLUUBI6).

- To set the 1s1p battery pack, go to data flash *Configuration: DA Configuration* register's bit 0 (CC0) = 1.
- To set design capacity, set the data flash value to 4400 in the Gas Gauging: Design: Design Capacity register.
- To set device chemistry, go to the data flash **fc Configuration: Data: Device Chemistry**. The bqStudio software automatically populates the correct chemistry identification. This selection is derived from using the bqCHEM feature in the tools and choosing the option that matches the device chemistry from the list.
- To protect against cell overvoltage, set the data flash value to 4300 in *Protections: COV: Standard Temp*.
- To protect against cell undervoltage, set the data flash value to 2500 in the *Protections: CUV* register.
- To set the shutdown voltage to prevent further pack depletion due to low pack voltage, program *Power: Shutdown: Shutdown* voltage = 2300.
- To protect against large charging currents when the AC adapter is attached, set the data flash value to 6000 in the *Protections: OCC: Threshold* register.
- To protect against large discharging currents when heavy loads are attached, set the data flash value to -6000 in the *Protections: OCD: Threshold* register.
- Program a short circuit delay timer and threshold setting to enable the operating the system for large short transient current pulses. These two parameters are under *Protections: ASCC: Threshold* = 100 for charging current. The discharge current setting is *Protections: ASCD:Threshold* = -100 mV.
- To prevent the cells from overcharging and adding a second level of safety, there is a register setting that will shut down the device if any of the cells voltage measurement is greater than the Safety Overvoltage setting for greater than the delay time. Set this data flash value to 4500 in **Permanent Fail: SOV: Threshold**.
- To enable the internal temperature and the external temperature sensors: Set **Settings:Configuration: Temperature Enable**: Bit 0 (TSInt) = 1 for the internal sensor; set Bit 1 (TS1) = 1 for the external sensor.
- To prevent charging of the battery pack if the temperature falls below 0°C, set *Protections: UTC:Threshold* = 0.
- To prevent discharging of the battery pack if the temperature falls below 0°C, set **Protections: UTD:Threshold** = 0.
- To provide required information to the smart chargers, the gas gauge must operate in BROADCAST mode. To enable this, set the **[BCAST]** bit in **Configuration**: f^2 **C Configuration** 2: Bit 0 **[BCAST]** = 1.



Each parameter listed for fault trigger thresholds has a delay timer setting associated for any noise filtering. These values, along with the trigger thresholds for fault detection, may be changed based upon the application requirements using the data flash settings in the appropriate register stated in the *bq27750 Technical Reference Manual* (SLUUBI6).

8.2.3 Calibration Process

The calibration of current, voltage, and temperature readings is accessible by writing 0xF081 or 0xF082 to *ManufacturerAccess()*. A detailed procedure is included in the *bq27750 Technical Reference Manual* (SLUUBI6) in the *Calibration* section. The description allows for calibration of Cell Voltage Measurement Offset, Battery Voltage, Pack Voltage, Current Calibration, Coulomb Counter Offset, PCB Offset, CC Gain/Capacity Gain, and Temperature Measurement for both internal and external sensors.

8.2.4 Gauging Data Updates

When a battery pack enabled with the bq27750 gas gauge is first cycled, the value of FullChargeCapacity() updates several times. Figure 21 shows RemainingCapacity() and FullChargeCapacity(), and where those updates occur. As part of the Impedance Track algorithm, it is expected that FullChargeCapacity() may update at the end of charge, at the end of discharge, and at rest.

8.2.4.1 Application Curve




Figure 21. Elapsed Time(s)

9 Power Supply Requirements

There are two inputs for this device, the PACK input and BAT. The PACK input can be an unregulated input from a typical AC adapter. This input should always be greater than the maximum voltage associated with the number of series cells configured. The input voltage for the BAT pin will have a minimum of 2.2 V to a maximum of 26 V with the recommended external RC filter.

Copyright © 2017, Texas Instruments Incorporated

TEXAS INSTRUMENTS

10 Layout

10.1 Layout Guidelines

• The layout for the high-current path begins at the PACK+ pin of the battery pack. As charge current travels through the pack, it finds its way through protection FETs, a chemical fuse, the Li-lon cells and cell connections, and the sense resistor, and then returns to the PACK- pin. In addition, some components are placed across the PACK+ and PACK- pins to reduce effects from electrostatic discharge.

- The N-channel charge and discharge FETs must be selected for a given application. Most portable battery applications are a good option for the CSD17575Q3. These FETs are rated at 60-A, 30-V device with Rds(on) of 1.9 mΩ when the gate drive voltage is 10 V. The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open. The capacitors (both 0.1 μF values) placed across the FETs are to help protect the FETs during an ESD event. The use of two devices ensures normal operation if one of them becomes shorted. For effective ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage rating of both these capacitors is adequate to hold off the applied voltage if one of the capacitors becomes shorted.
- The quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm in order to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the bq27750 gas gauge. Select the smallest value possible in order to minimize the negative voltage generated on the bq27750 VSS node(s) during a short circuit. This pin has an absolute minimum of -0.3 V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a 1-mΩ to 3-mΩ sense resistor.
- A pair of series 0.1-μF ceramic capacitors is placed across the PACK+ and PACK- pins to help in the
 mitigation of external electrostatic discharges. The two devices in series ensure continued operation of the
 pack if one of the capacitors becomes shorted. Optionally, a transorb, such as the SMBJ2A can be placed
 across the pins to further improve ESD immunity.
- In reference to the gas gauge circuit the following features require attention for component placement and layout: Differential Low-Pass Filter, I²C communication, and power backup input (PBI).
- The bq27750 gas gauge uses an integrating delta-sigma ADC for current measurements. Add a 100-Ω resistor from the sense resistor to the SRP and SRN inputs of the device. Place a 0.1-μF filter capacitor across the SRP and SRN inputs. Optional 0.1-μF filter capacitors can be added for additional noise filtering for each sense input pin to ground, if required for your circuit. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity.




Figure 22. bq27750 Differential Filter

 The bq27750 has an internal LDO that is internally compensated and does not require an external decoupling capacitor. The PBI pin is used as a power supply backup input pin, providing power during brief transient power outages. A standard 2.2-μF ceramic capacitor is connected from the PBI pin to ground, as shown in application example.

The I²C clock and data pins have integrated high-voltage ESD protection circuits; however, adding a Zener

Submit Documentation Feedback



www.ti.com

Layout Guidelines (continued)

diode and series resistor provides more robust ESD performance. The I²C clock and data lines have an internal pull-down. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.

10.2 Layout Example




Figure 23. bq27750 Board Layout



11 Device and Documentation Support

11.1 Documentation Support

- bg27750 Technical Reference Manual (SLUUBI6)
- Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm Application Report (SLUA364)

11.2 Trademarks

Impedance Track is a trademark of Texas Instruments. I²C is a trademark of NXP Semiconductors.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

26



PACKAGE OPTION ADDENDUM

28-Jun-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ27750DRZR	ACTIVE	SON	DRZ	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ27 750	Samples
BQ27750DRZT	ACTIVE	SON	DRZ	12	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ27 750	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





28-Jun-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


7 ili dimendene die nemina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ27750DRZR	SON	DRZ	12	3000	330.0	12.4	2.8	4.3	1.2	4.0	12.0	Q2
BQ27750DRZT	SON	DRZ	12	250	330.0	12.4	2.8	4.3	1.2	4.0	12.0	Q2

www.ti.com 12-Jul-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
BQ27750DRZR	SON	DRZ	12	3000	338.1	338.1	20.6	
BQ27750DRZT	SON	DRZ	12	250	338.1	338.1	20.6	



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - Small Outline No-Lead (SON) package configuration.
 - C. Small Outline No—Lead (SON) package configuration.

 The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - This package is lead-free.



DRZ (R-PDSO-N12)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



DRZ (S-PDSO-N12)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.