

## Integrated Backup Unit

### Features

- Power monitoring, backup supply, and switching for 3V battery-backup applications
- Write-protect control
- Input decoder for control of up to 2 banks of SRAM
- 3-volt backup power output
- Internal 130mAh lithium-coin cell
- Reset output for system power-on reset
- Less than 10ns chip-enable propagation delay
- 5% or 10% supply operation

### General Description

The CMOS bq2502 Integrated Backup Unit provides all the necessary functions for converting one or two banks of standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the 5V VCC input for an out-of-tolerance condition. When out of tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.


Power for the external SRAMs is switched from the VCC supply to the internal battery-backup supply as VCC decays. On a subsequent power-up, the VOUT supply is automatically switched from the internal lithium supply to the VCC supply.

The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system.

During power-valid operation, the input decoder selects one of two banks of SRAM.

The internal lithium cell is initially electrically isolated, protecting the battery from accidental discharge. Connection to the battery is made only after the first application of VCC.

### Pin Connections



### Pin Names

VOUT	Supply output
RST	Reset output
THS	Threshold select input
CE	chip-enable active low input
CECON1, CECON2	Conditioned chip-enable outputs
A	Bank select input
NC	No connect
VCC	5-volt supply input
VSS	Ground

### Functional Description

Two banks of CMOS static RAM can be battery-backed using the VOUT and conditioned chip-enable output pins from the bq2502. As the voltage input VCC slews down during a power failure, the two conditioned chip-enable outputs, CECON1 and CECON2, are forced inactive independent of the chip-enable input CE.

This activity unconditionally write-protects external SRAM as VCC falls to an out-of-tolerance threshold VPFD. VPFD is selected by the threshold-select input pin, THS. If THS is tied to VSS, the power-fail detection occurs at 4.62V typical for 5% supply operation.

If THS is tied to VOUT, power-fail detection occurs at 4.37V typical for 10% supply operation. The THS pin must be tied to VSS or VOUT for proper operation.

If a memory access is in process to any of the two external banks of SRAM during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time tWPT (150μs maximum), the two chip-enable outputs are unconditionally driven high, write-protecting the controlled SRAMs.

## bq2502

As the supply continues to fall past  $V_{PFD}$ , an internal switching device forces  $V_{OUT}$  to the internal backup energy source.  $\overline{CECON1}$  and  $\overline{CECON2}$  are held high by the  $V_{OUT}$  energy source.

During power-up,  $V_{OUT}$  is switched back to the 5V supply as  $V_{CC}$  rises above the backup cell input voltage sourcing  $V_{OUT}$ . Outputs  $\overline{CECON1}$  and  $\overline{CECON2}$  are held inactive for time  $t_{CER}$  (120ms maximum) after the power supply has reached  $V_{PFD}$ , independent of the  $\overline{CE}$  input, to allow for processor stabilization.

The reset output ( $\overline{RST}$ ) goes active within  $t_R$  (150 $\mu$ s maximum) after  $V_{PFD}$ , and remains active for a minimum of 40ms (120ms maximum) after power returns valid. The  $\overline{RST}$  output can be used as the power-on reset for a microprocessor. Access to the external RAM may begin when  $\overline{RST}$  returns inactive.

During power-valid operation, the  $\overline{CE}$  input is passed through to one of the two  $\overline{CECON}$  outputs with a propagation delay of less than 10ns. The  $\overline{CE}$  input is output on one of the two  $\overline{CECON}$  output pins depending on the level of bank select input A, as shown in the Truth Table.

Bank select input A is usually tied to a high-order address pin so that a large nonvolatile memory can be designed using lower-density memory devices. Nonvolatility and decoding are achieved by hardware hookup, as shown in Figure 1.

The internal lithium cell is capable of supplying 3V on  $V_{OUT}$  for an extended period. The cumulative length of time that the external SRAMs retain data in the absence of power is a function of the data-retention current of the SRAMs used. The initial capacity of the internal lithium cell is 130mAh. Typically, if the data-retention currents for two external SRAMs are 1 $\mu$ A per SRAM at room temperature, nonvolatility is calculated to be for more than 7 years. If only one external SRAM is used, the data-retention time increases to more than 13 years.

The bq2502 battery life is a function of the time spent in battery-backed mode and the data-retention current of the external SRAM. For example, office equipment is generally powered on for 8 hours and powered off for 16 hours. Under these conditions, a single bq2502 provides SRAMs drawing 2 $\mu$ A total data-retention current with more than 10 years of nonvolatility.




Figure 1. Hardware Hookup (5% Supply Operation)

As shipped from Benchmarq, the internal lithium cell is electrically isolated from  $V_{OUT}$ ,  $\overline{CE}_{CON1}$ , and  $\overline{CE}_{CON2}$ . Self-discharge in this condition is less than 0.5% per year at 20°C.

**Note:** Following the first application of  $V_{CC}$ , this isolation is broken, and the backup cell provides power to  $V_{OUT}$ ,  $\overline{CE}_{CON1}$ , and  $\overline{CE}_{CON2}$  for the external SRAM.

### Caution:

Take care to avoid inadvertent discharge through  $V_{OUT}$ ,  $\overline{CE}_{CON1}$ , and  $\overline{CE}_{CON2}$  after battery isolation has been broken.

This isolation can be reestablished by applying a valid isolation signal to the bq2502. See Figure 2. This signal requires  $\overline{CE}$  low as  $V_{CC}$  crosses both  $V_{PFD}$  and  $V_{SO}$  during a power-down. Between these two points in time,  $\overline{CE}$  must be brought to  $(0.48 \text{ to } 0.52) * V_{CC}$  and held for at least 700ns. The isolation signal is invalid if  $\overline{CE}$  exceeds  $0.54 * V_{CC}$  at any point between  $V_{CC}$  crossing  $V_{PFD}$  and  $V_{SO}$ .

The battery is connected to  $V_{OUT}$  immediately on subsequent application and removal of  $V_{CC}$ .




Figure 2. Battery Isolation Signal

### Truth Table

Input		Output	
$\overline{CE}$	A	$\overline{CE}_{CON1}$	$\overline{CE}_{CON2}$
H	X	H	H
L	L	L	H
L	H	H	L

## Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	Conditions
$V_{CC}$	DC voltage applied on $V_{CC}$ relative to $V_{SS}$	-0.3 to +7.0	V	
$V_T$	DC voltage applied on any pin excluding $V_{CC}$ relative to $V_{SS}$	-0.3 to +7.0	V	$V_T \leq V_{CC} + 0.3$
$T_{OPR}$	Operating temperature	0 to 70	°C	
$T_{STG}$	Storage temperature	-40 to +70	°C	
$T_{BIAS}$	Temperature under bias	-10 to +70	°C	
$T_{SOLDER}$	Soldering temperature	260	°C	For 10 seconds
$I_{OUT}$	$V_{OUT}$ current	200	mA	

**Note:** Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

## Recommended DC Operating Conditions ( $T_A = 0$ to $70^\circ\text{C}$ )

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
$V_{CC}$	Supply voltage	4.75	5.0	5.5	V	THS = $V_{SS}$
		4.50	5.0	5.5	V	THS = $V_{OUT}$
$V_{SS}$	Supply voltage	0	0	0	V	
$V_{IL}$	Input low voltage	-0.3	-	0.8	V	
$V_{IH}$	Input high voltage	2.2	-	$V_{CC} + 0.3$	V	
THS	Threshold select	-0.3	-	$V_{CC} + 0.3$	V	

**Note:** Typical values indicate operation at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$  or  $V_{BAT}$ .

**DC Electrical Characteristics** ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
C	Battery capacity	-	130	-	mAhr	Refer to graphs in Typical Battery Characteristics section.
$I_{LI}$	Input leakage current	-	-	$\pm 1$	$\mu\text{A}$	$V_{IN} = V_{SS}$ to $V_{CC}$
$V_{OH}$	Output high voltage	2.4	-	-	V	$I_{OH} = -2.0\text{mA}$
$V_{OHB}$	$V_{OH}$ , backup supply	$V_{BAT} - 0.3$	-	-	V	$V_{BAT} > V_{CC}$ , $I_{OH} = -10\mu\text{A}$
$V_{OL}$	Output low voltage	-	-	0.4	V	$I_{OL} = 4.0\text{mA}$
$V_{BAT}$	Internal battery voltage	-	2.9	-	V	Refer to graphs in Typical Battery Characteristics section.
$I_{CC}$	Operating supply current	-	3	6	mA	No load on $V_{OUT}$ , $\overline{CE}_{CON1}$ , $\overline{CE}_{CON2}$ , and RST.
$V_{PFD}$	Power-fail detect voltage	4.55	4.62	4.75	V	$THS = V_{SS}$
		4.30	4.37	4.50	V	$THS = V_{OUT}$
$V_{SO}$	Supply switch-over voltage	-	2.9	-	V	
$I_{CCDR}$	Data-retention mode current from internal battery	-	-	100	nA	No load on $V_{OUT}$ , $\overline{CE}_{CON1}$ , $\overline{CE}_{CON2}$ , and RST.
$V_{OUT1}$	$V_{OUT}$ voltage	$V_{CC} - 0.2$	-	-	V	$V_{CC} > V_{BAT}$ , $I_{OUT} = 100\text{mA}$
		$V_{CC} - 0.3$	-	-	V	$V_{CC} > V_{BAT}$ , $I_{OUT} = 160\text{mA}$
$V_{OUT2}$	$V_{OUT}$ voltage from internal battery	$V_{BAT} - 0.2$	-	-	V	$V_{CC} < V_{BAT}$ , $I_{OUT} = 100\mu\text{A}$ , from internal battery
$I_{OUT1}$	$V_{OUT}$ current	-	-	160	mA	$V_{OUT} \geq V_{CC} - 0.3\text{V}$

**Note:** Typical values indicate operation at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$  or  $V_{BAT}$ .

**Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $F = 1\text{MHz}$ ,  $V_{CC} = 5.0\text{V}$ )

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
$C_{IN}$	Input capacitance	-	-	8	pF	Input voltage = 0V
$C_{OUT}$	Output capacitance	-	-	10	pF	Output voltage = 0V

**Note:** This parameter is sampled and not 100% tested.

## AC Test Conditions

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5ns
Input and output timing reference levels	1.5V (unless otherwise specified)
Output load (including scope and jig)	See Figure 3





Figure 3. Output Load

## Power-Fail Control ( $T_A = 0$ to $70^\circ\text{C}$ )

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
$t_{PF}$	$V_{CC}$ slew 4.75 to 4.25V	300	-	-	$\mu\text{s}$	
$t_{FS}$	$V_{CC}$ slew 4.25V to $V_{SO}$	10	-	-	$\mu\text{s}$	
$t_{PU}$	$V_{CC}$ slew 4.25 to 4.75V	0	-	-	$\mu\text{s}$	
$t_{CED}$	Chip-enable propagation delay	-	7	10	ns	
$t_{CER}$	Chip-enable recovery time	$t_{RR}$	-	$t_{RR}$	ms	Time during which SRAM is write-protected after $V_{CC}$ passes $V_{PFD}$ on power-up
$t_{RR}$	$V_{PFD}$ to $\overline{RST}$ inactive	40	80	120	ms	Time, after $V_{CC}$ becomes valid, before $\overline{RST}$ is cleared
$t_{AS}$	Input A set up to $\overline{CE}$	0	-	-	ns	
$t_{WPT}$	Write-protect time	$t_R$	-	$t_R$	$\mu\text{s}$	Delay after $V_{CC}$ slews down past $V_{PFD}$ before SRAM is write-protected
$t_R$	$V_{PFD}$ to $\overline{RST}$ active	40	100	150	$\mu\text{s}$	Delay after $V_{CC}$ slews down past $V_{PFD}$ before $\overline{RST}$ is active


**Note:** Typical values indicate operation at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ .

## Power-Down Timing




TD250201.eps

## Power-Up Timing



TD250202.eps

**Address-Decode Timing**




TD220204.eps




Typical Battery Characteristics (source = Panasonic)


CR1632 Load Characteristics




CR1632 Capacity vs. Load Resistance




CR1632 Operating Voltage vs. Load Resistance



CR1632 Temperature Characteristics



## 12-Pin Module




**12-Pin Module (MA)**

Dimension	Minimum	Maximum
A	0.365	0.375
A1	0.015	-
B	0.017	0.023
C	0.008	0.013
D	0.710	0.740
E	0.710	0.740
e	0.590	0.630
G	0.090	0.110
L	0.120	0.150
S	0.105	0.130

All dimensions are in inches.

## Ordering Information



## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
BQ2502MA	OBSOLETE	DIP MOD ULE	MA	16		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated