



# APPLICATION BULLETIN

Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706  
 Tel: (602) 746-1111 • Twx: 910-952-111 • Telex: 066-6491 • FAX (602) 889-1510 • Immediate Product Info: (800) 548-6132

## CODING SCHEMES USED WITH DATA CONVERTERS

Jason Albanus

With the recent proliferation of analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), and the variety of digital coding schemes which they use, has come a need to understand these different coding schemes which converters use to talk to the “digital world”. The purpose of this article is to describe the individual coding schemes used with ADCs and DACs manufactured by Burr-Brown, and explain their relationships.

Following this text is a list of abbreviations and definitions intended to clarify any questions regarding the nomenclature which has been used.

Throughout this guide, examples and tables given are for a 4-bit data converter. In unipolar and bipolar examples alike, the Full Scale Range (FSR) is 10V creating a  $V_{LSB}$  of 0.625V. For unipolar examples, minus full scale (-FS) is 0V and plus full scale (+FS) is 10V; for bipolar examples, -FS is -5V and +FS is +5V.

### USB — UNIPOLAR STRAIGHT BINARY

The Unipolar Straight Binary coding is perhaps the simplest coding scheme to understand. As the name implies, it is a coding scheme which is used only for unipolar voltages.

When using USB coding, the digital count begins at all zeros (0000) at a  $V_{CODE}$  of 0V ( $V_{t+} = 0V + 1/2V_{LSB}$  and there is no  $V_{t-}$ ). As the digital code increments, the analog voltage increases one  $V_{LSB}$  at a time, and the digital count ends (1111) at the positive full scale value. Table I shows how the USB codes correspond to analog voltages for a 4-bit digital system.

MNEMONIC	DIGITAL CODE	$V_{t-}$	$V_{CODE}$	$V_{t+}$
Zero	0000		0.000	0.3125
+1 $V_{LSB}$	0001	0.3125	0.625	0.9375
	0010	0.9375	1.250	1.5625
	0011	1.5625	1.875	2.1875
1/4 FSR	0100	2.1875	2.500	2.8125
	0101	2.8125	3.125	3.4375
	0110	3.4375	3.750	4.0625
1/2 FSR	0111	4.0625	4.375	4.6875
	1000	4.6875	5.000	5.3125
	1001	5.3125	5.625	5.9375
3/4 FSR	1010	5.9375	6.250	6.5625
	1011	6.5625	6.875	7.1875
	1100	7.1875	7.500	7.8125
+FS	1101	7.8125	8.125	8.4375
	1110	8.4375	8.750	9.0625
	1111	9.0625	9.375	

TABLE I. USB Coding Scheme.

Unipolar Straight Binary is the coding scheme used by the ADC7802 and ADS7803.

### CSB — COMPLEMENTARY STRAIGHT BINARY

The Complementary Straight Binary coding scheme is the exact digital opposite (one’s complement) of Unipolar Straight Binary. CSB coding, like its counterpart USB, is also restricted to unipolar systems.

When using CSB coding with a digital system, the digital count begins at all zeros (0000) at the positive full scale value. As the digital code increments, the analog voltage decreases one  $V_{LSB}$  at a time, until 0V is reached at a digital code of 1111. The relationship between CSB coding and its corresponding analog voltages can be seen in Table II.

MNEMONIC	DIGITAL CODE	$V_{t-}$	$V_{CODE}$	$V_{t+}$
Zero	1111		0.000	0.3125
+1 $V_{LSB}$	1110	0.3125	0.625	0.9375
	1101	0.9375	1.250	1.5625
	1100	1.5625	1.875	2.1875
1/4 FSR	1011	2.1875	2.500	2.8125
	1010	2.8125	3.125	3.4375
	1001	3.4375	3.750	4.0625
1/2 FSR	1000	4.0625	4.375	4.6875
	0111	4.6875	5.000	5.3125
	0110	5.3125	5.625	5.9375
3/4 FSR	0101	5.9375	6.250	6.5625
	0100	6.5625	6.875	7.1875
	0011	7.1875	7.500	7.8125
+FS	0010	7.8125	8.125	8.4375
	0001	8.4375	8.750	9.0625
	0000	9.0625	9.375	

TABLE II. CSB Coding Scheme.

### BOB — BIPOLAR OFFSET BINARY

Bipolar Offset Binary coding, as the name implies, is for use in bipolar systems (where the analog voltage can be positive and negative). This coding scheme is very similar to USB coding since, as the analog voltage increases, the digital count also increases.

BOB coding begins with digital zero (0000) at the negative full scale. By incrementing the digital count, the corresponding analog value will approach the positive full scale in  $1V_{LSB}$  steps, passing through bipolar zero on the way. This “zero crossing” occurs at a digital code of 1000 (see Table

III). The digital count continues to increase proportionally to the analog input until the positive full scale is reached at a full digital count (1111) as shown by Table III.

With BOB coding, the MSB can be considered a sign indicator whereas a logic “0” indicates a negative analog value, and a logic “1” indicates an analog value greater than or equal to BPZ.<sup>(1)</sup>

MNEMONIC	DIGITAL CODE	$V_{t-}$	$V_{CODE}$	$V_{t+}$
-FS	0000		-5.000	-4.6875
	0001	-4.6875	-4.375	-4.0625
	0010	-4.0625	-3.750	-3.4375
	0011	-3.4375	-3.125	-2.8125
1/2 -FS	0100	-2.8125	-2.500	-2.1875
	0101	-2.1875	-1.875	-1.5625
	0110	-1.5625	-1.250	-0.9375
BPZ - $1V_{LSB}$	0111	-0.9375	-0.625	-0.3125
BPZ	1000	-0.3125	0.000	+0.3125
BPZ + $1V_{LSB}$	1001	+0.3125	+0.625	+0.9375
	1010	+0.9375	+1.250	+1.5625
	1011	+1.5625	+1.875	+2.1875
1/2 +FS	1100	+2.1875	+2.500	+2.8125
	1101	+2.8125	+3.125	+3.4375
	1110	+3.4375	+3.750	+4.0625
+FS	1111	+4.0625	+4.375	

TABLE III. BOB Coding Scheme.

The ADS7800, a 12-bit, 333kHz, sampling analog-to-digital converter, utilizes the Bipolar Offset Binary output code to implement its  $\pm 5$  and  $\pm 10V$  input ranges. The DAC780x series of digital-to-analog converters also use this scheme in each of their three different interface formats (serial, 8-bits + 4-bits parallel, and 12-bit parallel).

### COB — COMPLEMENTARY OFFSET BINARY

Complementary Offset Binary coding, like its counterpart BOB, is also for use in systems where the analog signal is bipolar. The relationship between COB and BOB is that each coding scheme is the one’s complement (all bits inverted) of the other.

COB coding begins with digital zero (0000) at the positive full scale. By incrementing the digital count, the corresponding analog value will approach the negative full scale in  $-1V_{LSB}$  steps, passing through bipolar zero on the way. This “zero crossing” occurs at a digital code of 0111 (see Table IV). As the digital count continues to increase, the analog signal goes more negative until the negative full scale is reached at a full digital count (1111) as shown by Table IV.

With COB coding, like BOB coding, the MSB can also be considered a sign indicator whereas a logic “1” indicates a negative analog value, and a logic “0” indicates an analog value greater than or equal to BPZ.<sup>(2)</sup>

MNEMONIC	DIGITAL CODE	$V_{t-}$	$V_{CODE}$	$V_{t+}$
-FS	1111		-5.000	-4.6875
	1110	-4.6875	-4.375	-4.0625
	1101	-4.0625	-3.750	-3.4375
	1100	-3.4375	-3.125	-2.8125
1/2 -FS	1011	-2.8125	-2.500	-2.1875
	1010	-2.1875	-1.875	-1.5625
	1001	-1.5625	-1.250	-0.9375
BPZ - $1V_{LSB}$	1000	-0.9375	-0.625	-0.3125
BPZ	0111	-0.3125	0.000	+0.3125
BPZ + $1V_{LSB}$	0110	+0.3125	+0.625	+0.9375
	0101	+0.9375	+1.250	+1.5625
	0100	+1.5625	+1.875	+2.1875
1/2 +FS	0011	+2.1875	+2.500	+2.8125
	0010	+2.8125	+3.125	+3.4375
	0001	+3.4375	+3.750	+4.0625
+FS	0000	+4.0625	+4.375	

TABLE IV. COB Coding Scheme.

### BTC — BINARY TWO’S COMPLEMENT

Binary Two’s Complement coding is the type of coding used by most microprocessor or math processor based systems for mathematical algorithms, and is also the coding scheme which the digital audio industry has decided to use as its standard.

Binary Two’s Complement coding is also a scheme designed for bipolar analog signals. It is very similar to BOB, but does not appear so. The only difference between BOB and BTC is that the MSB has been inverted.

Unfortunately, BTC is not as straightforward as the schemes previously mentioned. The codes are not continuous from one end of the analog “spectrum” to the other due to a discontinuity which occurs at BPZ.

Digital zero (0000) corresponds to BPZ, and the digital count increments to its maximum positive code of 0111 as the analog voltage approaches and reaches its positive full scale value. The code then resumes at the negative full scale value at a digital code of 1000, and then approaches BPZ until a digital value of 1111 is reached at one LSB value below BPZ.

With the BTC coding scheme, the MSB can also be considered a sign indicator. When the MSB is a logic “0” a positive value is indicated, and when the MSB is a logic “1” a negative value is indicated.<sup>(3)</sup>

This is the coding scheme which is used with Burr-Brown’s DSP interface chips (DSP101/DSP102 analog input and DSP201/DSP202 analog output) designed for “zero chip interface” to most of the popular digital signal processors available today. Binary Two’s Complement is also one of the codes utilized by the ADC603 and ADC614 high speed analog-to-digital converters, and, of course, all of Burr-Brown’s PCM digital audio converters.

NOTE: (1) The  $V_{t+}$  transition to BPZ from a negative value (0111 to 1000) actually occurs at  $-0.3125V$  causing the MSB to go “positive” at a negative value. (2) The  $V_{t+}$  transition to BPZ from a negative value (1000 to 0111) actually occurs at  $-0.3125V$  causing the MSB to go “positive” at a negative value. (3) The  $V_{t+}$  transition to BPZ from a negative value (1111 to 0000) actually occurs at  $-0.3125V$  causing the MSB to go “positive” at a negative value.

MNEMONIC	DIGITAL CODE	$V_{t-}$	$V_{CODE}$	$V_{t+}$
-FS	1000		-5.000	-4.6875
	1001	-4.6875	-4.375	-4.0625
	1010	-4.0625	-3.750	-3.4375
	1011	-3.4375	-3.125	-2.8125
1/2 -FS	1100	-2.8125	-2.500	-2.1875
	1101	-2.1875	-1.875	-1.5625
	1110	-1.5625	-1.250	-0.9375
BPZ - 1V <sub>LSB</sub>	1111	-0.9375	-0.625	-0.3125
BPZ	0000	-0.3125	0.000	+0.3125
BPZ + 1V <sub>LSB</sub>	0001	+0.3125	+0.625	+0.9375
	0010	+0.9375	+1.250	+1.5625
	0011	+1.5625	+1.875	+2.1875
1/2 +FS	0100	+2.1875	+2.500	+2.8125
	0101	+2.8125	+3.125	+3.4375
	0110	+3.4375	+3.750	+4.0625
+FS	0111	+4.0625	+4.375	

TABLE V. BTC Coding Scheme.

### CTC — COMPLEMENTARY TWO'S COMPLEMENT

Complementary Two's Complement coding is also a scheme designed for bipolar analog signals. It is the one's complement of its counterpart BTC, and is also very similar to COB, although this relationship is not immediately obvious. The only difference between COB and CTC is that the MSB has been inverted.

With CTC coding, digital "zero" is at an analog voltage which is slightly less (1 LSB) than analog bipolar zero. As the digital count increments, the analog voltage becomes more negative until all of the bits are high except for the MSB (0111). At this point, the digital code corresponds to the analog negative full scale. The next step in incrementing the digital code would be to have the MSB a logic "1", and the rest of the bits as logic "0"s (1000), and this code represents the analog positive full scale value. As the digital codes continue to increment, the corresponding analog voltage decreases until BPZ is obtained. Table VI demonstrates this analog/digital relationship.

With Complementary Two's Complement coding, the MSB is also a sign indicator with its states of "0" and "1" representing negative and positive voltages, respectively.

This code is also used by Burr-Brown's high speed ADC603 and ADC614. These converters accomplish this dual code task by providing an input for code selection.

### MANIPULATING BETWEEN VARIOUS CODES

The input and output codings used with ADCs and DACs is varied, and an individual converter may be capable of utilizing one or more coding scheme. However, with all of these schemes available, the desired scheme is not always readily available with the particular converter of interest. Do not fear, because converting one coding scheme to another, to match a particular system, is very easy as long as you wish to convert a bipolar scheme to another bipolar scheme; or a unipolar scheme into another unipolar scheme. The only

MNEMONIC	DIGITAL CODE	$V_{t-}$	$V_{CODE}$	$V_{t+}$
-FS	0111		-5.000	-4.6875
	0110	-4.6875	-4.375	-4.0625
	0101	-4.0625	-3.750	-3.4375
	0100	-3.4375	-3.125	-2.8125
1/2 -FS	0011	-2.8125	-2.500	-2.1875
	0010	-2.1875	-1.875	-1.5625
	0001	-1.5625	-1.250	-0.9375
BPZ - 1V <sub>LSB</sub>	0000	-0.9375	-0.625	-0.3125
BPZ	1111	-0.3125	0.000	+0.3125
BPZ + 1V <sub>LSB</sub>	1110	+0.3125	+0.625	+0.9375
	1101	+0.9375	+1.250	+1.5625
	1100	+1.5625	+1.875	+2.1875
1/2 +FS	1011	+2.1875	+2.500	+2.8125
	1010	+2.8125	+3.125	+3.4375
	1001	+3.4375	+3.750	+4.0625
+FS	1000	+4.0625	+4.375	

TABLE VI. CTC Coding Scheme.

devices required for any transformation are digital logic "inverters", however, some of the transformations can be achieved by using analog components.<sup>(4)</sup> The following section will be divided into sections depending on how the transformation is to be accomplished.

### Inversion of all Bits

USB to CSB and CSB to USB  
 BOB to COB and COB to BOB  
 BTC to CTC and CTC to BTC

The CSB scheme is simply the USB code with all of the bits inverted (one's complement). This is also how to perform most of the transformation of BOB to COB, and BTC to CTC. For conversion of unipolar schemes, there is only a digital "solution", and conversion of bipolar schemes may be done with analog or digital components.

Converting between the bipolar codes in an analog fashion, all that's needed is one op amp configured for a gain of  $-1V/V$  (see Figure 2). This op amp can be used on the input stage of an ADC or the output stage of a DAC. Some sample and hold amplifiers, such as the SHC5320, are configurable for a gain of  $-1V/V$ , providing very easy conversion between these codes in an analog-to-digital system. Remember that either  $+1V_{LSB}$  or  $-1V_{LSB}$  must be summed in with the analog value.

The bipolar transformations may be quite straightforward when done in the analog domain; however, to convert digitally, an individual logic "inverter" must be used on every data line, input or output (see Figure 1), as with the unipolar schemes.

The ADC603 and ADC614 allow both BTC and CTC coding schemes by providing an "Output Logic Invert" input pin. This flexibility allows these converters to be used in even more applications easier than if just one scheme had been implemented.

NOTE: (4) When converting bipolar digital schemes, regardless of whether the transformation is done digitally or in an analog fashion, a value of either  $+1V_{LSB}$  or  $-1V_{LSB}$  must be summed in with the analog value. This is due to the asymmetric nature of the codes around bipolar zero (see definition of  $V_t$ ). This addition of one  $V_{LSB}$  is relatively simple, since most data converters allow for an offset adjustment which can accommodate this.




FIGURE 1. Digital Inversion of All Bits.




FIGURE 2. Analog Signal Inversion.

### Inversion of the MSB

BOB to BTC and BTC to BOB  
COB to CTC and CTC to COB

Manipulating the BOB scheme into BTC and manipulating COB into CTC requires much less hardware. To go from BOB to BTC, or COB to CTC (or vice versa) it is only necessary to invert the MSB (see Figure 3).

Burr-Brown's PCM78, a 16-bit ADC developed for digital audio applications allows BOB or BTC output schemes by providing a "BOB/BTC select" input. Open circuit or grounding of this pin provides for BTC and BOB respectively by controlling an internal inverter for the most significant bit.




FIGURE 3. Inversion of the MSB.

### Inversion of all bits except the MSB

BOB to CTC and CTC to BOB  
BTC to COB and COB to BTC

Manipulation of BOB into CTC and BTC into COB requires inverting all bits except the MSB. This is also a difficult transformation to accomplish, since it would require a digital inverter for every bit except the most significant bit (see Figure 4).




FIGURE 4. Inversion of All Bits Except the MSB.

### DEFINITIONS

<b>n</b>	= Number of bits in a particular digital system.
<b>LSB</b>	= Least Significant Bit — The digital bit with the least analog "weight".
<b>MSB</b>	= Most Significant Bit — The digital bit with the greatest analog "weight".
<b>Increment</b>	= To increase a digital "count", or to count up, as in a code changing from 0000 to 0001.
<b>Decrement</b>	= To decrease a digital "count", or to count down, as in a code changing from 0001 to 0000.
<b>USB</b>	= Unipolar Straight Binary coding.
<b>CSB</b>	= Complementary Straight Binary coding.
<b>BOB</b>	= Bipolar Offset Binary coding.
<b>COB</b>	= Complementary Offset Binary coding.
<b>BTC</b>	= Binary Two's Complement coding.
<b>CTC</b>	= Complementary Two's Complement coding.
<b>FSR</b>	= Full Scale Range — The dynamic range of an analog signal.
<b>BPZ</b>	= Bipolar Zero — An analog voltage of 0V.
<b>V<sub>LSB</sub></b>	= Least Significant Bit Voltage — The value of voltage represented by one LSB. For digital-to-analog converters which provide a current output mode of operation, V <sub>LSB</sub> actually refers to a voltage after a current-to-voltage conversion. Throughout the text, it is presumed that this current to voltage conversion has taken place.
	<b><math>V_{LSB} = FSR/2^n</math> (Equation 1)</b>

## DEFINITIONS (CONT)

$V_{CODE}$	<p>= Code Voltage —The voltage corresponding to a particular digital code in an ideal converter. For digital-to-analog converters which provide a current output mode of operation, <math>V_{CODE}</math> actually refers to a voltage after a current-to-voltage conversion. Throughout the text, it is presumed that this current-to-voltage conversion has occurred.</p> <p><b><math>V_{CODE} = (\text{digital code})_{10} * V_{LSB}</math> (Equation 2)</b></p> <p>For analog-to-digital converters, the code voltage is actually an analog range of voltages encompassed by <math>V_{CODE} \pm 1/2V_{LSB}</math>. This is due to the inherent quantization error of <math>\pm 1/2V_{LSB}</math> that is present in the finite digital output of the ADC.</p> <p>The value of <math>(\text{digital code})_{10} * V_{LSB}</math> will be used throughout this text to represent <math>V_{CODE}</math> unless otherwise stated.</p>
<b>+FS</b>	<p>= Positive Full Scale —The most positive end of an analog signal's range which is represented by a digital code. A <math>V_{CODE}</math> equal to the positive full range (+FS) does not exist. The industry standard is that the most positive voltage corresponding to a digital code (maximum <math>V_{CODE}</math>) is the positive full scale voltage minus the voltage associated with one LSB (<math>+FS - 1V_{LSB}</math>). The text "positive full scale" (or +FS) refers to this lesser, industry standard value. This +FS industry standard is primarily due to another industry standard in which 0V is a code voltage (see Equation 3) bounded by the absolute value of <math>\pm 1/2V_{LSB}</math>. In a unipolar system, this means that the analog voltage range represented by a digital code corresponding to BPZ is only <math>1/2V_{LSB}</math>. In bipolar systems, all digital codes have analog ranges of <math>1V_{LSB}</math>, and a digital code representing 0V is <math>0V \pm 1/2V_{LSB}</math> (see Equation 3 and Equation 4).</p>
<b>-FS</b>	<p>= Negative Full Scale — The most negative end of an analog signal's range which is represented by a digital code.</p>
$V_t$	<p>= Transition voltage — The voltage which corresponds to the actual change of a digital code in an ideal analog-to-digital converter. These voltages are the voltages at each end of the range of <math>V_{CODE} \pm 1/2V_{LSB}</math>.</p> <p><b><math>V_{t+} = V_{CODE} + 1/2V_{LSB}</math> (Equation 3)</b></p> <p><b><math>V_{t-} = V_{CODE} - 1/2V_{LSB}</math> (Equation 4)</b></p> <p>For an ideal digital-to-analog converter, the output would be exactly <math>V_{CODE}</math>, and the transition voltage can be ignored.</p>

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.