

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 13 ns
- ±4-mA Output Drive at 5 V

SN54HC165 . . . J OR W PACKAGE SN74HC165 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



- Low Input Current of 1 μA Max
- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

SN54HC165 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

The 'HC165 devices are 8-bit parallel-load shift registers that, when clocked, shift the data toward a serial (Q_H) output. Parallel-in access to each stage is provided by eight individual direct data (A–H) inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'HC165 devices also feature a clock-inhibit (CLK INH) function and a complementary serial (\overline{Q}_H) output.

ORDERING INFORMATION

| T _A | PACKA | GE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|-----------------|--------------------------|---------------------|
| | PDIP – N | Tube of 25 | SN74HC165N | SN74HC165N |
| | | Tube of 40 | SN74HC165D | |
| | SOIC - D | Reel of 2500 | SN74HC165DRG3 | HC165 |
| | | Reel of 250 | SN74HC165DT | |
| –40°C to 85°C | SOP - NS | Reel of 2000 | SN74HC165NSR | HC165 |
| | SSOP - DB | Reel of 2000 | SN74HC165DBR | HC165 |
| | | Tube of 90 | SN74HC165PW | |
| | TSSOP - PW | Reel of 2000 | SN74HC165PWR | HC165 |
| | | Reel of 250 | SN74HC165PWT | |
| | CDIP – J | Tube of 25 | SNJ54HC165J | SNJ54HC165J |
| -55°C to 125°C | CFP – W | Tube of 150 | SNJ54HC165W | SNJ54HC165W |
| | LCCC - FK | Tube of 55 | SNJ54HC165FK | SNJ54HC165FK |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS116F - DECEMBER 1982 - REVISED DECEMBER 2010

description/ordering information (continued)


Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/\overline{LD} is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/\overline{LD} is held high. While SH/\overline{LD} is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

FUNCTION TABLE

| | INPUT | | |
|-------|------------|------------|--------------------|
| SH/LD | CLK | CLK INH | FUNCTION |
| L | Χ | Х | Parallel load |
| Н | Н | Χ | No change |
| Н | Χ | Н | No change |
| Н | L | \uparrow | Shift [†] |
| Н | \uparrow | L | Shift [†] |


[†] Shift = content of each internal register shifts toward serial output Q_H. Data at SER is shifted into the first register.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

typical shift, load, and inhibit sequence



SCLS116F - DECEMBER 1982 - REVISED DECEMBER 2010

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V _{CC} | | –0.5 V to 7 V |
|---|----------------|---------------|
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see | e Note 1) | ±20 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) |) (see Note 1) | ±20 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | | ±25 mA |
| Continuous current through V _{CC} or GND | | ±50 mA |
| Package thermal impedance, θ_{JA} (see Note 2): | D package | 73°C/W |
| | DB package | 82°C/W |
| | N package | 67°C/W |
| | NS package | 64°C/W |
| | PW package | 108°C/W |
| Storage temperature range, T _{stg} | | 65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

| | | | SI | 154HC16 | 3 5 | 18 | 174HC16 | 55 | | |
|----------------------------------|---------------------------------|-------------------------|-------------------------|---------|------------|------|---------|----------|------|---|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT | |
| V _{CC} | Supply voltage | | 2 | 5 | 6 | 2 | 5 | 6 | V | |
| | | V _{CC} = 2 V | 1.5 | | | 1.5 | | | | |
| V_{IH} | High-level input voltage | V _{CC} = 4.5 V | 3.15 | | | 3.15 | | | V | |
| | | V _{CC} = 6 V | 4.2 | | | 4.2 | | | | |
| | | V _{CC} = 2 V | | | 0.5 | | | 0.5 | | |
| V_{IL} | Low-level input voltage | Low-level input voltage | V _{CC} = 4.5 V | | | 1.35 | | | 1.35 | V |
| | | V _{CC} = 6 V | | | 1.8 | | | 1.8 | | |
| VI | Input voltage | | 0 | | V_{CC} | 0 | | V_{CC} | V | |
| Vo | Output voltage | | 0 | | V_{CC} | 0 | | V_{CC} | V | |
| | | V _{CC} = 2 V | | | 1000 | | | 1000 | | |
| $\Delta t / \Delta v^{\ddagger}$ | Input transition rise/fall time | V _{CC} = 4.5 V | | | 500 | | | 500 | ns | |
| | | V _{CC} = 6 V | | | 400 | | | 400 | | |
| T _A | Operating free-air temperature | • | -55 | | 125 | -40 | | 85 | °C | |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

[‡] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

SCLS116F - DECEMBER 1982 - REVISED DECEMBER 2010

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| 24244555 | | AND TIONS | V _{CC} | T | T _A = 25°C | ; | SN54H | IC165 | SN74H | C165 | |
|-----------------|----------------------------|----------------------------|-----------------|------|-----------------------|------|-------|-------|-------|-------|------|
| PARAMETER | IESI C | TEST CONDITIONS | | | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | 2 V | 1.9 | 1.998 | | 1.9 | | 1.9 | | |
| | | I _{OH} = -20 μA | 4.5 V | 4.4 | 4.499 | | 4.4 | | 4.4 | | |
| V _{OH} | $V_I = V_{IH}$ or V_{IL} | | 6 V | 5.9 | 5.999 | | 5.9 | | 5.9 | | V |
| | | $I_{OH} = -4 \text{ mA}$ | 4.5 V | 3.98 | 4.3 | | 3.7 | | 3.84 | | |
| | | $I_{OH} = -5.2 \text{ mA}$ | 6 V | 5.48 | 5.8 | | 5.2 | | 5.34 | | |
| | | | 2 V | | 0.002 | 0.1 | | 0.1 | | 0.1 | |
| | | I _{OL} = 20 μA | 4.5 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | |
| V_{OL} | $V_I = V_{IH}$ or V_{IL} | | 6 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | V |
| | | I _{OL} = 4 mA | 4.5 V | | 0.17 | 0.26 | | 0.4 | | 0.33 | |
| | | I _{OL} = 5.2 mA | 6 V | | 0.15 | 0.26 | | 0.4 | | 0.33 | |
| l _l | $V_I = V_{CC}$ or 0 | | 6 V | | ±0.1 | ±100 | | ±1000 | | ±1000 | nA |
| I _{CC} | $V_I = V_{CC}$ or 0, | I _O = 0 | 6 V | | | 8 | | 160 | | 80 | μΑ |
| C _i | | | 2 V to 6 V | | 3 | 10 | | 10 | | 10 | pF |

SCLS116F - DECEMBER 1982 - REVISED DECEMBER 2010

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

| | | | ., | T _A = 2 | 25°C | SN54F | IC165 | SN74H | C165 | |
|-----------------|------------------|--|-----------------|--------------------|------|-------|-------|-------|------|------|
| | | | V _{CC} | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | 2 V | | 6 | | 4.2 | | 5 | |
| f_{clock} | Clock frequency | | 4.5 V | | 31 | | 21 | | 25 | MHz |
| | | | 6 V | | 36 | | 25 | | 29 | |
| | | | 2 V | 80 | | 120 | | 100 | | |
| | | SH/LD low | 4.5 V | 16 | | 24 | | 20 | | |
| | D. Inc. d. organ | | 6 V | 14 | | 20 | | 17 | | l |
| t _w | Pulse duration | | 2 V | 80 | | 120 | | 100 | | ns |
| | | CLK high or low | 4.5 V | 16 | | 24 | | 20 | | |
| | | | 6 V | 14 | | 20 | | 17 | | |
| | | | 2 V | 80 | | 120 | | 100 | | |
| | | SH/LD high before CLK↑ | 4.5 V | 16 | | 24 | | 20 | | |
| | | | 6 V | 14 | | 20 | | 17 | | |
| | | | 2 V | 40 | | 60 | | 50 | | |
| | | SER before CLK↑ | 4.5 V | 8 | | 12 | | 10 | | |
| | | | 6 V | 7 | | 10 | | 9 | | |
| | | | 2 V | 100 | | 150 | | 125 | | |
| t _{su} | Setup time | CLK INH low before CLK↑ | 4.5 V | 20 | | 30 | | 25 | | ns |
| | | | 6 V | 17 | | 25 | | 21 | | |
| | | | 2 V | 40 | | 60 | | 50 | | |
| | | CLK INH high before CLK↑ | 4.5 V | 8 | | 12 | | 10 | | |
| | | | 6 V | 7 | | 10 | | 9 | | |
| | | | 2 V | 100 | | 150 | | 125 | | |
| | | Data before SH/ LD ↓ | 4.5 V | 20 | | 30 | | 25 | | |
| | | | 6 V | 17 | | 26 | | 21 | | |
| | | | 2 V | 5 | | 5 | | 5 | | _ |
| | | SER data after CLK↑ | 4.5 V | 5 | | 5 | | 5 | | |
| 4. | Hold time | | 6 V | 5 | | 5 | | 5 | | no |
| t _h | HOIU LITTIE | | 2 V | 5 | | 5 | | 5 | | ns |
| | | PAR data after SH/ $\overline{\text{LD}}$ \downarrow | 4.5 V | 5 | | 5 | | 5 | | 1 |
| | | | 6 V | 5 | | 5 | | 5 | | |

SCLS116F - DECEMBER 1982 - REVISED DECEMBER 2010


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| | FROM | то | ., | T, | _Δ = 25°C | ; | SN54F | IC165 | SN74H | C165 | |
|------------------|---------|---------------------------|-----------------|-----|---------------------|-----|-------|-------|-------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | V _{CC} | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | 2 V | 6 | 13 | | 4.2 | | 5 | | |
| f _{max} | | | 4.5 V | 31 | 50 | | 21 | | 25 | | MHz |
| | | | 6 V | 36 | 62 | | 25 | | 29 | | |
| | | | 2 V | | 80 | 150 | | 225 | | 190 | |
| | SH/LD | Q_H or \overline{Q}_H | 4.5 V | | 20 | 30 | | 45 | | 38 | |
| | | | 6 V | | 16 | 26 | | 38 | | 32 | |
| | | Q_H or \overline{Q}_H | 2 V | | 75 | 150 | | 225 | | 190 | |
| t _{pd} | CLK | | 4.5 V | | 15 | 30 | | 45 | | 38 | ns |
| | | | 6 V | | 13 | 26 | | 38 | | 32 | |
| | | | 2 V | | 75 | 150 | | 225 | | 190 | |
| | Н | Q_H or \overline{Q}_H | 4.5 V | | 15 | 30 | | 45 | | 38 | |
| | | | 6 V | | 13 | 26 | | 38 | | 32 | |
| | | | 2 V | | 38 | 75 | | 110 | | 95 | |
| t _t | | Any | 4.5 V | | 8 | 15 | | 22 | | 19 | ns |
| | | | 6 V | | 6 | 13 | | 19 | | 16 | |

operating characteristics, $T_A = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|----|---------------------------------|-----------------|-----|------|
| Cp | d Power dissipation capacitance | No load | 75 | pF |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
- C. For clock inputs, $f_{\mbox{\scriptsize max}}$ is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



5-Sep-2011

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| 84095012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | Call TI | Call TI | |
| 8409501EA | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | Call TI | |
| 8409501FA | ACTIVE | CFP | W | 16 | 1 | TBD | Call TI | Call TI | |
| SN54HC165J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | |
| SN74HC165D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DBR | ACTIVE | SSOP | DB | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DBRE4 | ACTIVE | SSOP | DB | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DBRG4 | ACTIVE | SSOP | DB | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DRE4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DRG3 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | |
| SN74HC165DRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165DTG4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165N | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | |
| SN74HC165N3 | OBSOLETE | PDIP | N | 16 | | TBD | Call TI | Call TI | |
| SN74HC165NE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | |





5-Sep-2011

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| SN74HC165NSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165NSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165NSRG4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PWE4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PWLE | OBSOLETE | TSSOP | PW | 16 | | TBD | Call TI | Call TI | |
| SN74HC165PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PWT | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PWTE4 | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74HC165PWTG4 | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SNJ54HC165FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | |
| SNJ54HC165J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | |
| SNJ54HC165W | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N / A for Pkg Type | |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

5-Sep-2011

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC165. SN74HC165:

Catalog: SN74HC165

www.ti.com

Automotive: SN74HC165-Q1, SN74HC165-Q1

■ Enhanced Product: SN74HC165-EP. SN74HC165-EP

Military: SN54HC165

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION


www.ti.com 15-Jun-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74HC165DBR | SSOP | DB | 16 | 2000 | 330.0 | 16.4 | 8.2 | 6.6 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74HC165DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC165DRG4 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC165NSR | SO | NS | 16 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74HC165PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 7.0 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC165PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC165PWT | TSSOP | PW | 16 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 15-Jun-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HC165DBR | SSOP | DB | 16 | 2000 | 346.0 | 346.0 | 33.0 |
| SN74HC165DR | SOIC | D | 16 | 2500 | 346.0 | 346.0 | 33.0 |
| SN74HC165DRG4 | SOIC | D | 16 | 2500 | 346.0 | 346.0 | 33.0 |
| SN74HC165NSR | SO | NS | 16 | 2000 | 346.0 | 346.0 | 33.0 |
| SN74HC165PWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74HC165PWR | TSSOP | PW | 16 | 2000 | 346.0 | 346.0 | 29.0 |
| SN74HC165PWT | TSSOP | PW | 16 | 250 | 346.0 | 346.0 | 29.0 |

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| ti.com/automotive |
|-------------------------------|
| ti.com/communications |
| .ti.com/computers |
| .ti.com/consumer-apps |
| .ti.com/energy |
| .ti.com/industrial |
| .ti.com/medical |
| .ti.com/security |
| ti.com/space-avionics-defense |
| .ti.com/video |
| |
| .ti. .ti. |

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

OMAP Mobile Processors www.ti.com/omap

Products

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com