SCES405B - JULY 2002 - REVISED SEPTEMBER 2003

- Member of the Texas Instruments
 Widebus+™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.4 ns at 3.3 V
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C

- I_{off} Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation On All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This 32-bit buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH322244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	LFBGA – GKE			CG244A
-40 C 10 85°C	LFBGA – ZKE (Pb-free)	Tape and reer	74LVCH322244AZKER	CG244A

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.



FUNCTION TABLE (each 4-bit buffer)

INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z


GKE OR ZKE PACKAGE (TOP VIEW)

	_	1	2	3	4	5	6	
Α	/	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\
В		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Е		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
F		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
ĸ		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
L		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
М		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
N		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Р		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
R		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Т		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	

terminal assignments

	1	2	3	4	5	6
Α	1Y2	1Y1	1OE	2OE	1A1	1A2
В	1Y4	1Y3	GND	GND	1A3	1A4
С	2Y2	2Y1	Vcc	Vcc	2A1	2A2
D	2Y4	2Y3	GND	GND	2A3	2A4
Е	3Y2	3Y1	GND	GND	3A1	3A2
F	3Y4	3Y3	Vcc	Vcc	3A3	3A4
G	4Y2	4Y1	GND	GND	4A1	4A2
Н	4Y3	4Y4	4OE	3OE	4A4	4A3
J	5Y2	5Y1	5OE	6OE	5A1	5A2
K	5Y4	5Y3	GND	GND	5A3	5A4
L	6Y2	6Y1	VCC	VCC	6A1	6A2
M	6Y4	6Y3	GND	GND	6A3	6A4
N	7Y2	7Y1	GND	GND	7A1	7A2
Р	7Y4	7Y3	Vcc	Vcc	7A3	7A4
R	8Y2	8Y1	GND	GND	8A1	8A2
Т	8Y3	8Y4	8OE	70E	8A4	8A3

logic diagram (positive logic)





SCES405B - JULY 2002 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): GKE/ZKE package	40°C/W
Storage temperature range, T _{sta}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	3.6	V
VCC	Supply voltage	Data retention only	1.5		V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8	
٧ _I	Input voltage	·	0	5.5	V
\/ -	O Output voltage	High or low state	0	Vcc	V
VO		3-state	0	5.5	V
		V _{CC} = 1.65 V		-2	
1	Liberta and a street assessed	V _{CC} = 2.3 V		-4	A
ЮН	High-level output current	V _{CC} = 2.7 V		-8	mA
		V _{CC} = 3 V		-12	
		V _{CC} = 1.65 V		2	
1	Loughand autout austrant	V _{CC} = 2.3 V		4	A
IOL	Low-level output current	V _{CC} = 2.7 V		8	mA
		V _{CC} = 3 V		12	
Δt/Δν	Input transition rise or fall rate	•		10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2			
	$I_{OH} = -2 \text{ mA}$		1.65 V	1.2			
	I _{OH} = -4 mA		2.3 V	1.7			
VOH	IOH = -4 IIIA	2.7 V	2.2			V	
	I _{OH} = -6 mA		3 V	2.4			
	I _{OH} = -8 mA		2.7 V	2			
	I _{OH} = -12 mA		3 V	2			
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
	$I_{OL} = 2 \text{ mA}$		1.65 V			0.45	
	los – 4 mA		2.3 V			0.7	
VOL	IOL = 4 IIIA	I _{OL} = 4 mA				0.4	V
	I _{OL} = 6 mA	3 V			0.55		
	I _{OL} = 8 mA	2.7 V			0.6		
	I _{OL} = 12 mA	3 V			0.8		
lį	V _I = 0 to 5.5 V		3.6 V			±5	μΑ
	V _I = 0.58 V		1.65 V	‡			
	V _I = 1.07 V		1.65 V	‡			
	V _I = 0.7 V	2.3 V	45				
I _I (hold)	V _I = 1.7 V	2.5 V	-45			μΑ	
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		J 3 V	-75			
	V _I = 0 to 3.6 V§		3.6 V			±500	
l _{off}	V_I or $V_O = 5.5 V$		0			±10	μΑ
loz	V _O = 0 to 5.5 V	$V_{O} = 0 \text{ to } 5.5 \text{ V}$				±10	μΑ
loo	V _I = V _{CC} or GND	Jo - 0	3.6 V			40	
icc	ICC $3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}$ $O = 0$		3.6 V			40	μΑ
ΔlCC	One input at V _{CC} – 0.6 V,	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND				500	μΑ
Ci	$V_I = V_{CC}$ or GND		3.3 V		5.5		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		6		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =		VCC =		VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tpd	А	Υ	‡	‡	‡	‡	1	5.6	1.1	4.4	ns
t _{en}	ŌĒ	Υ	‡	‡	‡	‡	1	6.9	1	5.5	ns
t _{dis}	ŌĒ	Υ	‡	‡	‡	‡	1	6.8	1.8	6.3	ns

[‡] This information was not available at the time of publication.



[‡] This information was not available at the time of publication.

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[¶] This applies in the disabled state only.

SN74LVCH322244A 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES405B – JULY 2002 - REVISED SEPTEMBER 2003


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER			V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
TANAMETER		CONDITIONS	TYP	TYP	TYP	J	
Card	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	35	PF
Cpd	per buffer/driver	Outputs disabled	T = TO MINZ	†	†	4	рг

[†] This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

V	INF	PUTS	V	V			V
Vcc	٧ _I	t _r /t _f	ν _M	VLOAD	CL	R_L	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V




- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
Data Converters DSP Interface Logic Power Mgmt	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com	Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging	www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated