- Member of the Texas Instruments Widebus™ Family
- Advanced BiCMOS Technology
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Two Separate 512 × 18 Clocked FIFOs Buffering Data in Opposite Directions
- IRA and ORA Synchronized to CLKA
- IRB and ORB Synchronized to CLKB

- Microprocessor Interface Control Logic
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 9 ns With a 50-pF Load and Simultaneous-Switching Data Outputs
- Released as DSCC SMD (Standard Microcircuit Drawing) 5962-9470401QXA and 5962-9470401QYA
- Package Options Include 84-Pin Ceramic Pin Grid Array (GB) and 84-Pin Ceramic Quad Flat (HT) Package





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.



Terminal Assignments

TERMINAL	NAME	TERMINAL	NAME	TERMINAL	NAME	TERMINAL	NAME			
A1	PENA	B11	IRB	F9	NC	K2	A11			
A2	CSA	C1	GND	F10	B6	K3	GND			
A3	W/RA	C2	HFA	F11	GND	K4	Vcc			
A4	WENA	C5	CLKA	G1	A5	K5	GND			
A5	ORA	C6	NC	G2	GND	K6	A17			
A6	VCC	C7	VCC	G3	A4	K7	GND			
A7	ORB	C10	HFB	G9	B4	K8	V _{CC}			
A8	WENB	C11	GND	G10	GND	K9	GND			
A9	W/RB	D1	A1	G11	B5	K10	B10			
A10	CSB	D2	A0	H1	A7	K11	B9			
A11	AF/AEB	D10	B0	H2	GND	L1	A10			
B1	IRA	D11	B1	H10	GND	L2	A12			
B2	AF/AEA	E1	A3	H11	B7	L3	A13			
B3	RSTA	E2	A2	J1	A8	L4	A14			
B4	GND	E3	VCC	J2	VCC	L5	A16			
B5	RENA	E9	VCC	J5	A15	L6	B15			
B6	CLKB	E10	B2	J6	NC	L7	B16			
B7	RENB	E11	B3	J7	B17	L8	B14			
B8	GND	F1	A6	J10	VCC	L9	B13			
B9	RSTB	F2	GND	J11	B8	L10	B12			
B10	PENB	F3	NC	K1	A9	L11	B11			



description

A FIFO memory is a storage device that allows data to be read from its array in the same order it is written. The SN54ABT7819 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. Two independent 512×18 dual-port SRAM FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.

The SN54ABT7819 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The state of the A0–A17 outputs is controlled by \overline{CSA} and W/\overline{RA} . When both \overline{CSA} and W/\overline{RA} are low, the outputs are active. The A0–A17 outputs are in the high-impedance state when either \overline{CSA} or W/\overline{RA} is high. Data is written to FIFOA–B from port A on the low-to-high transition of CLKA when \overline{CSA} is low, W/\overline{RA} is high, WENA is high, and the IRA flag is high. Data is read from FIFOB–A to the A0–A17 outputs on the low-to-high transition of CLKA when \overline{CSA} is low, W/\overline{RA} is high. The state of CLKA when \overline{CSA} is low, W/\overline{RA} is high. The state of CLKA when \overline{CSA} is low, W/\overline{RA} is high. The state of CLKA when \overline{CSA} is low, W/\overline{RA} is high. The state of CLKA when \overline{CSA} is low, W/\overline{RA} is low, RENA is high, and the ORA flag is high.

The state of the B0–B17 outputs is controlled by \overline{CSB} and W/\overline{RB} . When both \overline{CSB} and W/\overline{RB} are low, the outputs are active. The B0–B17 outputs are in the high-impedance state when either \overline{CSB} or W/\overline{RB} is high. Data is written to FIFOB–A from port B on the low-to-high transition of CLKB when \overline{CSB} is low, W/\overline{RB} is high, WENB is high, and the IRB flag is high. Data is read from FIFOA–B to the B0–B17 outputs on the low-to-high transition of CLKB when \overline{CSB} is low, W/\overline{RB} is high. The state of CLKB when \overline{CSB} is low, W/\overline{RB} is high.

The setup- and hold-time constraints for the chip selects (\overline{CSA} , \overline{CSB}) and write/read selects (W/\overline{RA} , W/\overline{RB}) enable and read operations on memory and are not related to the high-impedance control of the data outputs. If a port read enable (RENA or RENB) and write enable (WENA or WENB) are set low during a clock cycle, the chip select and write/read select can switch at any time during the cycle to change the state of the data outputs.

The input-ready and output-ready flags of a FIFO are two-stage synchronized to the port clocks for use as reliable control signals. CLKA synchronizes the status of the input-ready flag of FIFOA–B (IRA) and the output-ready flag of FIFOB–A (ORA). CLKB synchronizes the status of the input-ready flag of FIFOB–A (IRB) and the output-ready flag of FIFOA–B (ORB). When the input-ready flag of a port is low, the FIFO receiving input from the port is full and writes are disabled to its array. When the output-ready flag of a port is low, the FIFO that outputs data to the port is empty and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO output register at the same time its output-ready flag is asserted (high). When the memory is read empty and the output-ready flag is forced low, the last valid data remains on the FIFO outputs until the output-ready flag is asserted (high) again. In this way, a high on the output-ready flag indicates new data is present on the FIFO outputs.

The SN54ABT7819 is characterized for operation over the full military temperature range of -55°C to 125°C.



SN54ABT7819 $512 \times 18 \times 2$ **CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SGBS305D - AUGUST 1994 - REVISED APRIL 1998

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the GB package.



functional block diagram





enable logic diagram (positive logic)



Function Tables

AΡ	OF	S.L.

	SE	LECT INI	PUTS		A0-A17	OPERATION		
CLKA	CSA	W/RA	WENA	RENA	AU-A17	OPERATION		
Х	Н	Х	Х	Х	High Z	None		
\uparrow	L	н	Н	Х	High Z	Write A0–A17 to FIFOA–B		
\uparrow	L	L	Х	Н	Active	Read FIFOB-A to A0-A17		

	B PORT										
	SE	LECT INI	PUTS	B0-B17	OPERATION						
CLKB	CSB	W/RB	WENB	RENB	BV-B17	OPERATION					
Х	Н	Х	Х	Х	High Z	None					
↑	L	Н	Н	Х	High Z	Write B0–B17 to FIFOB–A					
↑	L	L	Х	Н	Active	Read FIFOA–B to B0–B17					



Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
A0-A17	I/O	Port-A data. The 18-bit bidirectional data port for side A.
AF/AEA	0	FIFOA–B almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEA, or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEA is high when X or fewer words or (512 – Y) or more words are stored in FIFOA–B. AF/AEA is forced high when FIFOA–B is reset.
AF/AEB	0	FIFOB–A almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEB, or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEB is high when X or fewer words or (512 – Y) or more words are stored in FIFOB–A. AF/AEB is forced high when FIFOB–A is reset.
B0–B17	I/O	Port-B data. The 18-bit bidirectional data port for side B.
CLKA	I	Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A to its low-to-high transition and can be asynchronous or coincident to CLKB.
CLKB	I	Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B to its low-to-high transition and can be asynchronous or coincident to CLKA.
CSA	I	Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to either write data from A0–A17 to FIFOA–B or read data from FIFOB–A to A0–A17. The A0–A17 outputs are in the high-impedance state when CSA is high.
CSB	I	Port-B chip select. CSB must be low to enable a low-to-high transition of CLKB to either write data from B0–B17 to FIFOB–A or read data from FIFOA–B to B0–B17. The B0–B17 outputs are in the high-impedance state when CSB is high.
HFA	0	FIFOA–B half-full flag. HFA is high when FIFOA–B contains 256 or more words and is low when FIFOA–B contains 255 or fewer words. HFA is set low after FIFOA–B is reset.
HFB	0	FIFOB–A half-full flag. HFB is high when FIFOB–A contains 256 or more words and is low when FIFOB–A contains 255 or fewer words. HFB is set low after FIFOB–A is reset.
IRA	0	Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFOA–B is full and writes to its array are disabled. IRA is set low during a FIFOA–B reset and is set high on the second low-to-high transition of CLKA after reset.
IRB	0	Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFOB–A is full and writes to its array are disabled. IRB is set low during a FIFOB–A reset and is set high on the second low-to-high transition of CLKB after reset.
ORA	ο	Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFOB–A is empty and reads from its array are disabled. The last valid word remains on the FIFOB–A outputs when ORA is low. Ready data is present for the A0–A17 outputs when ORA is high. ORA is set low during a FIFOB–A reset and goes high on the third low-to-high transition of CLKA after the first word is loaded to an empty FIFOB–A.
ORB	ο	Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFOA–B is empty and reads from its array are disabled. The last valid word remains on the FIFOA–B outputs when ORB is low. Ready data is present for the B0–B17 outputs when ORB is high. ORB is set low during a FIFOA–B reset and goes high on the third low-to-high transition of CLKB after the first word is loaded to an empty FIFOA–B.
PENA	I	AF/AEA program enable. After FIFOA–B is reset and before a word is written to its array, the binary value on A0–A7 is latched as an AF/AEA offset when PENA is low and CLKA is high.
PENB	I	AF/AEB program enable. After FIFOB–A is reset and before a word is written to its array, the binary value on B0–B7 is latched as an AF/AEB offset when PENB is low and CLKB is high.
RENA	I	Port-A read enable. A high level on RENA enables data to be read from FIFOB–A on the low-to-high transition of CLKA when CSA is low, W/RA is low, and ORA is high.
RENB	I	Port-B read enable. A high level on RENB enables data to be read from FIFOA–B on the low-to-high transition of CLKB when CSB is low, W/RB is low, and ORB is high.
RSTA	I	FIFOA–B reset. To reset FIFOA–B, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTA is low. This sets HFA low, IRA low, ORB low, and AF/AEA high.
RSTB	I	FIFOB–A reset. To reset FIFOB–A, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTB is low. This sets HFB low, IRB low, ORA low, and AF/AEB high.

TERMINAL NAME	I/O	DESCRIPTION
WENA	I	Port-A write enable. A high level on WENA enables data on A0–A17 to be written into FIFOA–B on the low-to-high transition of CLKA when W/RA is high, CSA is low, and IRA is high.
WENB	I	Port-B write enable. A high level on WENB enables data on B0–B17 to be written into FIFOB–A on the low-to-high transition of CLKB when W/RB is high, CSB is low, and IRB is high.
W/RA	I	Port-A write/read select. A high on W/RA enables A0–A17 data to be written to FIFOA–B on a low-to-high transition of CLKA when WENA is high, CSA is low, and IRA is high. A low on W/RA enables data to be read from FIFOB–A on a low-to-high transition of CLKA when RENA is high, CSA is low, and ORA is high. The A0–A17 outputs are in the high-impedance state when W/RA is high.
W/RB	I	Port-B write/read select. A high on W/RB enables B0–B17 data to be written to FIFOB–A on a low-to-high transition of CLKB when WENB is high, CSB is low, and IRB is high. A low on W/RB enables data to be read from FIFOA–B on a low-to-high transition of CLKB when RENB is high, CSB is low, and ORB is high. The B0–B17 outputs are in the high-impedance state when W/RB is high.

Terminal Functions (Continued)





[†]FIFOB–A is reset in the same manner.





[†]Written to FIFOA–B





[‡]Written to FIFOB–A







Figure 4. ORB-Flag Timing and First Data-Word Fall-Through When FIFOA-B Is Empty[†]

[†] Operation of FIFOB–A is identical to that of FIFOA–B.





Figure 5. Write-Cycle and IRA-Flag Timing When FIFOA-B Is Full[†]

[†] Operation of FIFOB–A is identical to that of FIFOA–B.



SN54ABT7819





[‡]Read from FIFOA-B







SN54ABT7819 512×

18×

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

offset values for AF/AE

The AF/AE flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed from the input of the FIFO after it is reset and before a word is written to its memory. An AF/AE flag is high when its FIFO contains X or fewer words or (512 - Y) or more words.

To program the offset values for AF/AEA, PENA can be brought low after FIFOA–B is reset and only when CLKA is low. On the following low-to-high transition of CLKA, the binary value on A0–A7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PENA low for another low-to-high transition of CLKA reprograms Y to the binary value on A0–A7 at the time of the second CLKA low-to-high transition.

During the first two CLKA cycles used for offset programming, \overline{PENA} can be brought high only when CLKA is low. \overline{PENA} can be brought high at any time after the second CLKA pulse used for offset programming returns low. A maximum value of 255 can be programmed for either X or Y (see Figure 9). To use the default values of X = Y = 128, \overline{PENA} must be tied high. No data is stored in FIFOA–B while the AF/AEA offsets are programmed. The AF/AEB flag is programmed in the same manner, with \overline{PENB} enabling CLKB to program the offset values taken from B0–B7.



Figure 9. Programming X and Y Separately for AF/AEA



SN54ABT7819 $512 \times 18 \times 2$ **CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SGBS305D - AUGUST 1994 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Voltage range applied to any output in the high state or power-off state, V_O .	–0.5 V to 5.5 V
Current into any output in the low state, IO	48 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
ЮН	High-level output current			-12	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			5	ns/V
Т _А	Operating free-air temperature	-55		125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER		TE	ST CONDITIONS		MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$						V
		V _{CC} = 4.5 V,	I _{OH} = -3	mA		2.5			
Vон		V _{CC} = 5 V,	IOH = -3	mA		3			V
		V _{CC} = 4.5 V,	I _{OH} = -12	2 mA		2			
V _{OL} V _{CC} = 4.5 V, I _{OL} = 24 mA						0.5	0.55	V	
Ц		V _{CC} = 5.5 V,	VI = VCC	or GND				±1	μA
Іоzн§		V _{CC} = 5.5 V,	V _O = 2.7	V				50	μA
IOZL§		V _{CC} = 5.5 V,	$V_{O} = 0.5$	V				- 50	μA
IO¶		V _{CC} = 5.5 V,	V _O = 2.5	V		-40	-100	-180	mA
					Outputs high			15	
ICC		V _{CC} = 5.5 V,	$I_{O} = 0,$	$V_I = V_{CC} \text{ or } GND$	Outputs low			95	mA
					Outputs disabled			15	
Ci	Control inputs	V _I = 2.5 V or 0.5	V _I = 2.5 V or 0.5 V						pF
Co	Flags	V _O = 2.5 V or 0.4	V _O = 2.5 V or 0.5 V						pF
Cio	A or B ports	V _O = 2.5 V or 0.4	5 V				8		pF

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 $\$ The parameters IOZH and IOZL include the input leakage current.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 10)

			MIN	MAX	UNIT
fclock	Clock frequency			50	MHz
tw	Pulse duration	CLKA, CLKB high or low	8		ns
		A0–A17 before CLKA↑ and B0–B17 before CLKB↑	5		
		CSA before CLKA↑ and CSB before CLKB↑	7.5		
		W/RA before CLKA↑ and W/RB before CLKB↑	7.5		
t _{su}	Setup time	WENA before CLKA \uparrow and WENB before CLKB \uparrow	5		ns
		RENA before CLKA \uparrow and RENB before CLKB \uparrow	5		
		PENA before CLKA↑ and PENB before CLKB↑	5		
		RSTA or RSTB low before first CLKA \uparrow and CLKB $\uparrow \uparrow$	5		
	Pulse duration	A0–A17 after CLKA↑ and B0–B17 after CLKB↑	0		
		CSA after CLKA↑ and CSB after CLKB↑	0		
		W/RA after CLKA↑ and W/RB after CLKB↑	0		
t _h	Hold time	WENA after CLKA↑ and WENB after CLKB↑	0		ns
		RENA after CLKA [↑] and RENB after CLKB [↑]	0		
		PENA after CLKA low and PENB after CLKB low	3		
		RSTA or RSTB low after fourth CLKA \uparrow and CLKB $\uparrow\uparrow$	4		

[†] To permit the clock pulse to be utilized for reset purposes



switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
fmax	CLKA or CLKB		50		MHz
	CLKA↑	A0–A17	3	12	
	CLKB↑	B0–B17	3	12	
	CLKA↑	IRA	3	12	
÷.	CLKB↑	IRB	3	12	ns
^t pd	CLKA↑	ORA	2.5	12	115
	CLKB↑	ORB	2.5	12	
	CLKA↑		7	18	
	CLKB↑	AF/AEA	7	18 15 ns	
^t PLH	RSTA	AF/AEA	3	15	ns
. .	CLKA↑		7	18	
^t pd	CLKB↑	AF/AEB	7	18	ns
4	RSTB	AF/AEB	3	15	
^t PLH	CLKA↑	HFA	7	18	ns
	CLKB↑	HFA	7	18	
^t PHL	RSTA	ПГА	3	15	ns
	CLKA↑	HFB	7	50 3 12 3 12 3 12 3 12 3 12 2.5 12 2.5 12 7 18 7 18 7 18 7 18 7 18 7 18 7 18 7 18 7 18 3 15 7 18 3 15 7 18 3 15 7 18 3 15 7 18 3 15 7 18 3 15	
^t PLH	CLKB↑	HFB	7	18	ns
^t PHL	RSTB	HFB	3	15	ns
	CSA	AQ A47	1.5	10	
	W/RA	A0–A17	1.5	10	
ten	CSB	D0 D47	1.5	10	ns
	W/RB	B0–B17	1.5	10	
	CSA	AQ A47	1.5	10	
A	W/RA	A0–A17	1.5	10	
^t dis	CSB	D0 D47	1.5	10	ns
	W/RB	B0–B17	1.5	10	



SN54ABT7819 $512 \times 18 \times 2$ CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY



PARAMETER MEASUREMENT INFORMATION

Figure 10. Load Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS







9-Mar-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9470401QXA	LIFEBUY	CPGA	GB	84	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-9470401QX A SNJ54ABT7819GB	
SNJ54ABT7819GB	LIFEBUY	CPGA	GB	84	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-9470401QX A SNJ54ABT7819GB	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

9-Mar-2018

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MCFP015 - OCTOBER 1994

CERAMIC QUAD FLATPACK





- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MO-090 AA



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated