

STW50N65DM2AG

Automotive-grade N-channel 650 V, 0.070 Ω typ., 38 A Power MOSFET MDmesh[™] DM2 in a TO-247 package

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID	Ртот
STW50N65DM2AG	650 V	0.087 Ω	38 A	300 W

- AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

• Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmeshTM DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

rasio il porto cuminary				
Order code	Marking	Package	Packing	
STW50N65DM2AG	50N65DM2	TO-247	Tube	



The HTRB test was performed at 80% $V_{(BR)DSS}$ in compliance with AEC-Q101 rev. C. All the other tests were performed according to rev. D.

December 2017

DocID028101 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±25	V
1-	Drain current (continuous) at T _{case} = 25 °C	38	А
lo	Drain current (continuous) at T _{case} = 100 °C	24	A
IDM ⁽¹⁾	Drain current (pulsed)	110	А
Ртот	Total dissipation at T _{case} = 25 °C	300	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	v/ns
T _{stg}	Storage temperature range	-55 to 150	°C
Tj	T _j Operating junction temperature range		C

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ I_{SD} \leq 38 A, di/dt=800 A/µs; V_{DS} peak < V_{(BR)DSS}, V_DD = 80% V_{(BR)DSS}.

 $^{(3)}$ V_{DS} ≤ 520 V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit		
R _{thj} -case	Thermal resistance junction-case	0.42	80 AN		
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W		

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive	5	А
Eas ⁽¹⁾	Single pulse avalanche energy	850	mJ

Notes:

 $^{(1)}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V$, $I_D = 1 mA$	650			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 650 V$			10	
IDSS	IDSS Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{case} = 125 \text{ °C} (1)$			100	μA
Igss	Gate-body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 25 V$			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 19 A		0.070	0.087	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3200	-	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	130	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	3	-	Pi
Coss eq. ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 520 V, V_{GS} = 0 V	-	256	-	рF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4	-	Ω
Qg	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 38 \text{ A},$	-	69	-	
Qgs	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 15: "Test circuit for	-	18	-	nC
Q_{gd}	Gate-drain charge	gate charge behavior")	-	34	-	

Table 6: Dynamic

Notes:

 $^{(1)}$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D = 19 \text{ A}$	-	22.5	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	21	-	
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	89	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	10.5	-	





STW50N65DM2AG

Electrical characteristics

	1	able 8: Source-drain diode				
Symbol	Parameter	eter Test conditions Min.		Тур.	Max.	Unit
Isd	Source-drain current		-		38	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		110	А
Vsd ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 38 A	-		1.6	V
trr	Reverse recovery time	I _{SD} = 38 A, di/dt = 100 A/µs,	-	150		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 V$ (see Figure 16: "Test circuit for	-	0.96		μC
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	12.8		А
trr	Reverse recovery time	I _{SD} = 38 A, di/dt = 100 A/µs,	-	245		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{i} = 150 ^{\circ}\text{C}$ (see Figure 16: "Test circuit for	-	2.7		μC
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	22		А

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.











STW50N65DM2AG

57

Electrical characteristics







3 Test circuits









57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-247 package information



Package information

STW50N65DM2AG

normation	Simation Si WS0105DMZAG					
	Table 9: TO-247 pac	kage mechanical data				
Dim		mm				
Dim.	Min.	Тур.	Max.			
A	4.85		5.15			
A1	2.20		2.60			
b	1.0		1.40			
b1	2.0		2.40			
b2	3.0		3.40			
С	0.40		0.80			
D	19.85		20.15			
E	15.45		15.75			
е	5.30	5.45	5.60			
L	14.20		14.80			
L1	3.70		4.30			
L2		18.50				
ØP	3.55		3.65			
ØR	4.50		5.50			
S	5.30	5.50	5.70			



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
09-Jul-2015	1	Initial release.
20-Dec-2017	2	Modified Table 2: "Absolute maximum ratings", Table 4: "Avalanche characteristics" and Table 8: "Source-drain diode". Modified Figure 2: "Safe operating area". Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

