

# STM32F334x4 STM32F334x6 STM32F334x8

ARM®Cortex®-M4 32b MCU+FPU,up to 64KB Flash,16KB SRAM, 2 ADCs,3 DACs,3 comp.,op-amp,10-ch. high-resolution timer

Datasheet -production data

#### **Features**

- Core: ARM<sup>®</sup>-32-bit-Cortex<sup>®</sup>-M4 CPU with FPU (72 MHz max), single-cycle multiplication and HW division, and DSP instruction
- Memories
  - Up to 64 KB of Flash memory
  - Up to 12 KB of SRAM with HW parity check
  - Routine booster: 4 KB of SRAM on instruction and data bus with HW parity check (CCM)
- CRC calculation unit
- Reset and supply management
  - V<sub>DD</sub>, V<sub>DDA</sub> voltage range: 2.0 to 3.6 V
  - Power-on/Power-down reset (POR/PDR)
  - Programmable voltage detector (PVD)
  - Low-power modes: Sleep,Stop,Standby
  - V<sub>BAT</sub> supply for RTC and backup registers
- Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC (up to 64 MHz with PLL option)
  - Internal 40 kHz oscillator
- Up to 51fast I/O ports, all mappable on external interrupt vectors, several 5 V-tolerant
- 7-channel DMA controller
- Up to two ADC 0.20 µs (up to 21 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, singleended/differential mode, separate analog supply from 2.0 to 3.6 V
- Temperature sensor
- Up to three 12-bit DAC channels with analog supply from 2.4 V to 3.6 V
- Three ultra-fast rail-to-rail analog comparators with analog supply from 2 V to 3.6 V
- One operational amplifiers that can be used in PGA mode, all terminals accessible with analog supply from 2.4 to 3.6 V



LQFP32 (7 x 7 mm) LQFP48 (7 x 7 mm) LQFP64 (10 x 10 mm)

- Up to 18 capacitive sensing channels supporting touchkeys, linear and rotary touch sensors
- Up to 12 timers
  - HRTIM: 6 x16-bit counters, 217 ps resolution, 10 PWM, 5 fault inputs, 10 ext event input, 1 synchro. input,1 synchro. out
  - One 32-bit timer and one 16-bit timer with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
  - One 16-bit 6-channel advanced-control timer, with up to 6 PWM channels, deadtime generation and emergency stop
  - One 16-bit timer with 2 IC/OCs, 1 OCN/PWM, deadtime generation, emergency stop
  - Two 16-bit timers with IC/OC/OCN/PWM, deadtime generation and emergency stop
  - Two watchdog timers (independent, window)
  - SysTick timer: 24-bit downcounter
  - Up to two 16-bit basic timers to drive the DAC
- Calendar RTC with alarm, periodic wakeup from Stop
- Communication interfaces
  - CAN interface (2.0 B Active)
  - One I<sup>2</sup>C with 20 mA current sink to support Fast mode plus, SMBus/PMBus
  - Up to 3 USARTs, one with ISO/IEC 7816 interface, LIN, IrDA, modem control
  - One SP
- Debug mode: serial wire debug (SWD), JTAG
- 96-bit unique ID
- All packages ECOPACK<sup>®</sup>2

Table 1. Device summary

Reference	Part number
STM32F334Kx	STM32F334K4/K6/K8
STM32F334Cx	STM32F334C4/C6/C8
STM32F334Rx	STM32F334R4/R6/R8

## **Contents**

1	Intro	duction	١	8
2	Desc	ription		9
3	Fund	tional c	overview	12
	3.1		-Cortex <sup>®</sup> -M4 core with FPU with embedded Flash RAM	12
	3.2	Memor	ries	12
		3.2.1	Embedded Flash memory	12
		3.2.2	Embedded SRAM	12
		3.2.3	Boot modes	13
	3.3	Cyclic	redundancy check calculation unit (CRC)	13
	3.4	Power	management	13
		3.4.1	Power supply schemes	13
		3.4.2	Power supply supervisor	13
		3.4.3	Voltage regulator	14
		3.4.4	Low-power modes	14
	3.5	Interco	onnect matrix	14
	3.6	Clocks	and startup	15
	3.7	Genera	al-purpose inputs/outputs (GPIOs)	18
	3.8	Direct	memory access (DMA)	18
	3.9	Interru	pts and events	18
		3.9.1	Nested vectored interrupt controller (NVIC)	18
		3.9.2	Extended interrupt/event controller (EXTI)	19
	3.10	Fast ar	nalog-to-digital converter (ADC)	19
		3.10.1	Temperature sensor	19
		3.10.2	Internal voltage reference (VREFINT)	20
		3.10.3	V <sub>BAT</sub> battery voltage monitoring	20
		3.10.4	OPAMP2 reference voltage (VOPAMP2)	20
	3.11	Digital-	-to-analog converter (DAC)	20
	3.12	Operat	tional amplifier (OPAMP)	20
	3.13	Ultra-fa	ast comparators (COMP)	21
	3.14		and watchdogs	



		3.14.1	High-resolution timer (HRTIM1)	. 22
		3.14.2	Advanced timer (TIM1)	. 22
		3.14.3	General-purpose timers (TIM2, TIM3, TIM15, TIM16, TIM17)	. 23
		3.14.4	Basic timers (TIM6 and TIM7)	. 23
		3.14.5	Independent watchdog	. 23
		3.14.6	Window watchdog	. 24
		3.14.7	SysTick timer	. 24
	3.15	Real-tin	ne clock (RTC) and backup registers	24
	3.16	Commu	unication interfaces	25
		3.16.1	Inter-integrated circuit interface (I <sup>2</sup> C)	. 25
		3.16.2	Universal synchronous/asynchronous receiver transmitters (USARTs)	. 26
		3.16.3	Serial peripheral interface (SPI)	. 26
		3.16.4	Controller area network (CAN)	. 27
	3.17	Infrared	transmitter	27
	3.18	Touch s	sensing controller (TSC)	27
	3.19	Develo	pment support	29
		3.19.1	Serial wire JTAG debug port (SWJ-DP)	. 29
4	Pino	uts and	pin description	30
-			pin description	
5	Mem	ory map		43
4 5 6	Mem	ory map	pping	43 46
5	Mem Elect	ory map	oping	<b>43 46</b> 46
5	Mem Elect	ory map rical ch	aracteristics	<b>43 46</b> 46
5	Mem Elect	ory map rical cha Parame 6.1.1	aracteristics eter conditions Minimum and maximum values	<b>43 46</b> 46 46
5	Mem Elect	ory map rical ch Parame 6.1.1 6.1.2	aracteristics eter conditions  Minimum and maximum values  Typical values	<b>43 46</b> 46 . 46
5	Mem Elect	rical che Parame 6.1.1 6.1.2 6.1.3	aracteristics eter conditions Minimum and maximum values Typical values Typical curves	<b>43 46</b> 46 . 46 . 46
5	Mem Elect	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor	<b>43 46</b> 46 46 . 46 . 46 . 46
5	Mem Elect	rical characteristics of the parameter of the control of the contr	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage	46 46 46 46 46 46 46
5	Mem Elect	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme	43 46 46 46 46 46 46 47
5	Memo Elect 6.1	rical character 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement	43 46 46 46 46 46 46 47 48
5	<b>Mem</b> 6.1	rical character 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings	43 46 46 46 46 46 46 47 48 49
5	<b>Mem</b> 6.1	rical characteristics of the parameter of the control of the contr	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings Ing conditions	43 46 46 46 46 46 47 48 49 51
5	<b>Mem</b> 6.1	rical change for the parameter of the pa	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement the maximum ratings  Ing conditions  General operating conditions	43 46 46 46 46 46 47 48 49 51 51



9	Revi	sion his	story	. 124
8	Part	number	ring	. 123
		7.2.2	Selecting the product temperature range	122
		7.2.1	Reference document	121
	7.2	Therma	al characteristics	. 121
	7.1	Packag	ge mechanical data	111
7		•	aracteristics	
_		-		
		6.3.24	V <sub>BAT</sub> monitoring characteristics	110
		6.3.23	Temperature sensor (TS) characteristics	
		6.3.22	Operational amplifier characteristics	
		6.3.21	Comparator characteristics	
		6.3.20	DAC electrical specifications	
		6.3.19	ADC characteristics	
		6.3.18	Communications interfaces	
		6.3.17	Timer characteristics	
		6.3.16	High-resolution timer (HRTIM)	
		6.3.15	NRST pin characteristics	
		6.3.14	I/O port characteristics	
		6.3.12 6.3.13	Electrical sensitivity characteristics	
		6.3.11	EMC characteristics	
		6.3.10	Memory characteristics	
		6.3.9	PLL characteristics	
		6.3.8	Internal clock source characteristics	
		6.3.7	External clock source characteristics	
		6.3.6	Wakeup time from low-power mode	
		6.3.5	Supply current characteristics	
		6.3.4	Embedded reference voltage	54



## List of tables

Table 1.	Device summary	1
Table 2.	STM32F334x4/6/8 family device features and peripheral counts	. 10
Table 3.	STM32F334x4/6/8 Peripheral interconnect matrix	
Table 4.	Timer feature comparison	. 21
Table 5.	Comparison of I2C analog and digital filters	. 25
Table 6.	STM32F334x4/6/8 I <sup>2</sup> C implementation	. 25
Table 7.	USART features	
Table 8.	STM32F334x4/6/8 SPI implementation	. 27
Table 9.	Capacitive sensing GPIOs available on STM32F334x4/6/8 devices	
Table 10.	No. of capacitive sensing channels available on STM32F334x4/6/8 devices	. 28
Table 11.	Legend/abbreviations used in the pinout table	
Table 12.	STM32F334x4/6/8 pin definitions	
Table 13.	Alternate functions	
Table 14.	STM32F334x4/6/8 peripheral register boundary addresses	. 44
Table 15.	Voltage characteristics	. 49
Table 16.	Current characteristics	. 50
Table 17.	Thermal characteristics	. 50
Table 18.	General operating conditions	. 51
Table 19.	Operating conditions at power-up / power-down	. 52
Table 20.	Embedded reset and power control block characteristics	
Table 21.	Programmable voltage detector characteristics	. 53
Table 22.	Embedded internal reference voltage	. 54
Table 23.	Internal reference voltage calibration values	. 54
Table 24.	Typical and maximum current consumption from $V_{DD}$ supply at $V_{DD} = 3.6V \dots$	. 55
Table 25.	Typical and maximum current consumption from the V <sub>DDA</sub> supply	
Table 26.	Typical and maximum V <sub>DD</sub> consumption in Stop and Standby modes	
Table 27.	Typical and maximum V <sub>DDA</sub> consumption in Stop and Standby modes	
Table 28.	Typical and maximum current consumption from V <sub>BAT</sub> supply	
Table 29.	Typical current consumption in Run mode, code with data processing running from Flas	
Table 30.	Typical current consumption in Sleep mode, code running from Flash or RAM	. 61
Table 31.	Switching output I/O current consumption	. 63
Table 32.	Peripheral current consumption	. 65
Table 33.	Low-power mode wakeup timings	. 67
Table 34.	High-speed external user clock characteristics	. 68
Table 35.	Low-speed external user clock characteristics	. 69
Table 36.	HSE oscillator characteristics	. 70
Table 37.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 38.	HSI oscillator characteristics	. 74
Table 39.	LSI oscillator characteristics	. 75
Table 40.	PLL characteristics	
Table 41.	Flash memory characteristics	
Table 42.	Flash memory endurance and data retention	. 76
Table 43.	EMS characteristics	. 77
Table 44.	EMI characteristics	
Table 45.	ESD absolute maximum ratings	
Table 46.	Electrical sensitivities	
Table 47.	I/O current injection susceptibility	
Table 48	I/O static characteristics	81



Table 49.	Output voltage characteristics	84
Table 50.	I/O AC characteristics	
Table 51.	NRST pin characteristics	86
Table 52.	HRTIM1 characteristics	87
Table 53.	HRTIM output response to fault protection	88
Table 54.	HRTIM output response to external events 1 to 5 (Low Latency mode)	88
Table 55.	HRTIM output response to external events 1 to 10 (Synchronous mode )	89
Table 56.	HRTIM synchronization input / output	89
Table 57.	TIMx characteristics	90
Table 58.	IWDG min./max. timeout period at 40 kHz (LSI)	91
Table 59.	WWDG min./max. timeout value at 72 MHz (PCLK)	91
Table 60.	I2C analog filter characteristics	92
Table 61.	SPI characteristics	93
Table 62.	ADC characteristics	95
Table 63.	Maximum ADC RAIN	
Table 64.	ADC accuracy - limited test conditions	99
Table 65.	ADC accuracy	101
Table 66.	ADC accuracy	102
Table 67.	DAC characteristics	
Table 68.	Comparator characteristics	
Table 69.	Operational amplifier characteristics	107
Table 70.	Temperature sensor (TS) characteristics	
Table 71.	Temperature sensor (TS) calibration values	
Table 72.	V <sub>BAT</sub> monitoring characteristics	110
Table 73.	LQFP32 – 7 x 7mm, 32-pin low-profile quad flat package mechanical data	113
Table 74.	LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package mechanical data	116
Table 75.	LQFP64 – 10 x 10 mm, 64-pin low-profile quad flat package mechanical data .	
Table 76.	Package thermal characteristics	
Table 77.	Ordering information scheme	123
Table 78.	Document revision history	124



## **List of figures**

Figure 1.	STM32F334x4/6/8 block diagram	11
Figure 2.	Clock tree	
Figure 3.	Infrared transmitter	27
Figure 4.	LQFP32 pinout	30
Figure 5.	LQFP48 pinout	
Figure 6.	LQFP64 pinout	31
Figure 7.	STM32F334x4/6/8 memory map	43
Figure 8.	Pin loading conditions	
Figure 9.	Pin input voltage	46
Figure 10.	Power supply scheme	
Figure 11.	Current consumption measurement scheme	48
Figure 12.	Typical V <sub>BAT</sub> current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')	58
Figure 13.	High-speed external clock source AC timing diagram	68
Figure 14.	Low-speed external clock source AC timing diagram	69
Figure 15.	Typical application with an 8 MHz crystal	71
Figure 16.	Typical application with a 32.768 kHz crystal	73
Figure 17.	HSI oscillator accuracy characterization results	
Figure 18.	TC and TTa I/O input characteristics - CMOS port	
Figure 19.	TC and TTa I/O input characteristics - TTL port	82
Figure 20.	Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port	
Figure 21.	Five volt tolerant (FT and FTf) I/O input characteristics - TTL port	
Figure 22.	I/O AC characteristics definition	
Figure 23.	Recommended NRST pin protection	
Figure 24.	SPI timing diagram - slave mode and CPHA = 0	94
Figure 25.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	94
Figure 26.	SPI timing diagram - master mode(1)	95
Figure 27.	ADC typical current consumption in single-ended and differential modes	97
Figure 28.	ADC accuracy characteristics	
Figure 29.	Typical connection diagram using the ADC	
Figure 30.	12-bit buffered /non-buffered DAC	
Figure 31.	OPAMP Voltage Noise versus Frequency	
Figure 32.	LQFP32 – 7 x 7mm, 32-pin low-profile quad flat package outline	
Figure 33.	LQFP32 recommended footprint	113
Figure 34.	LQFP32 top view	
Figure 35.	LQFP48 – 7 x 7mm, 48-pin low-profile quad flat package outline	
Figure 36.	LQFP48 recommended footprint	117
Figure 37.	LQFP48 top view	
Figure 38.	LQFP64 – 10 x 10 mm, 64-pin low-profile quad flat package outline	
Figure 39.	LQFP64 recommended footprint	119
Figure 40	LOFP64 top view	120



#### 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F334x4/6/8 microcontrollers.

This STM32F334x4/6/8 datasheet should be read in conjunction with the STM32F334x4/6/8 RM0364 available from the STMicroelectronics website www.st.com.

For information on the Cortex<sup>®</sup>-M4 core with FPU, please refer to:

- ARM<sup>®</sup>-Cortex<sup>®</sup>-M4 Processor Technical Reference Manual available from the www.arm.com website.
- STM32F3xxx and STM32F4xxx Cortex<sup>®</sup>-M4 programming manual (PM0214) available from the www.st.com website.



## 2 Description

The STM32F334x4/6/8 family is based on the high-performance ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 RISC core operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU). The STM32F334x4/6/8 family incorporates high-speed embedded memories (up to 64 Kbytes of Flash memory, up to 12 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32F334x4/6/8 devices offer a High resolution timer, two fast 12-bit ADCs (5 Msps), up to three ultra-fast comparators, an operational amplifier, three DAC channels, a low-power RTC, one high-resolution timer, one general-purpose 32-bit timer, one timer dedicated to motor control, and four general-purpose 16-bit timers. They also feature standard and advanced communication interfaces: one I<sup>2</sup>C, one SPI, up to three USARTs and one CAN.

The STM32F334x4/6/8 family operates in the –40 to +85 °C and –40 to +105 °C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.


The STM32F334x4/6/8 family offers devices in 32, 48 and 64-pin packages.

The set of included peripherals changes with the device chosen.



Table 2. STM32F334x4/6/8 family device features and peripheral counts

Peripheral		STM32F334Kx			STM32F334Cx			ST	STM32F334Rx		
Flash (Kbyte	es)	16	32	64	16	32	64	16	32	64	
SRAM on da	ata bus (Kbytes)		•	•	•	12	•	•		•	
Core couple SRAM on in (CCM SRAM	struction bus	y bus 4									
	High- resolution timer		1 (16-bit / 10 channels)								
	Advanced control					1 (16-bit)	)				
Timers	General purpose					4 (16-bit) 1 (32 bit)					
	Basic					2 (16-bit)	)				
	SysTick timer					1					
	Watchdog timers (independent, window)	2									
	SPI					1					
Comm.	I <sup>2</sup> C					1					
interfaces	USART		2					3			
	CAN					1					
GPIOs	Normal I/Os (TC, TTa)		10			20			26		
GFIOS	5-Volt tolerant I/Os (FT,FTf)		15			17			25		
Capacitive s	ensing channels		14			17			18		
DMA channe	els					7		•			
12-bit ADCs Number of c			2 9			2 15			2 21		
12-bit DAC	channels	3									
Ultra-fast analog comparator			2					3			
Operational	amplifiers					1					
CPU freque	ncy					72 MHz					
Operating vo	oltage				2	2.0 to 3.6	V				
Operating te	emperature	Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C  Junction temperature: - 40 to 125 °C									
Packages			LQFP32			LQFP48			LQFP64		






Figure 1. STM32F334x4/6/8 block diagram

1. AF: alternate function on I/O pins.

#### 3 Functional overview

## 3.1 ARM®-Cortex®-M4 core with FPU with embedded Flash and SRAM

The ARM Cortex-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM 32-bit Cortex-M4 RISC processor with FPU features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F334x4/6/8 family is compatible with all ARM tools and software.

Figure 1 shows the general block diagrams of the STM32F334x4/6/8 family devices.

#### 3.2 Memories

#### 3.2.1 Embedded Flash memory

All STM32F334x4/6/8 devices feature up to 64 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

#### 3.2.2 Embedded SRAM

The STM32F334x4/6/8 devices feature up to 12 Kbytes of embedded SRAM with hardware parity check. The memory can be accessed in read/write at CPU clock speed with 0 wait states, allowing the CPU to achieve 90 Dhrystone Mips at 72 MHz when running code from CCM (core coupled memory) RAM.

The SRAM is organized as follows:

- 4 Kbytes of SRAM on instruction and data bus with parity check (core coupled memory or CCM) and used to execute critical routines or to access data
- 12 Kbytes of SRAM with parity check mapped on the data bus.

#### 3.2.3 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART2 (PA2/PA3), I2C1 (PB6/PB7).

## 3.3 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

#### 3.4 Power management

#### 3.4.1 Power supply schemes

- $V_{SS}$ ,  $V_{DD}$  = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is provided externally through  $V_{DD}$  pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 2.0 to 3.6 V: external analog power supply for ADC, DACs, comparators operational amplifiers, reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the DACs and operational amplifiers are used). The V<sub>DDA</sub> voltage level must be always greater or equal to the V<sub>DD</sub> voltage level and must be provided first.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 3.4.2 Power supply supervisor

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, VPOR/PDR, without the need for an external reset circuit.

- The POR monitors only the V<sub>DD</sub> supply voltage. During the startup phase it is required that V<sub>DDA</sub> should arrive first and be greater than or equal to V<sub>DD</sub>.
- The PDR monitors both the V<sub>DD</sub> and V<sub>DDA</sub> supply voltages, however the V<sub>DDA</sub> power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V<sub>DDA</sub> is higher than or equal to V<sub>DD</sub>.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated



when  $V_{DD}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

#### 3.4.4 Low-power modes

The STM32F334x4/6/8 supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm, COMPx, I2C or USARTx.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

#### 3.5 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

577

Table 3. STM32F334x4/6/8 Peripheral interconnect matrix

Interconnect source	Interconnect destination	Interconnect action		
	TIMx	Timers synchronization or chaining		
TIMx	ADC1 DAC1	Conversion triggers		
	DMA	Memory to memory transfer trigger		
	COMPx	Comparator output blanking		
COMPx	TIMx	Timer input: ocrefclear input, input capture		
ADCx	TIM/HRTIM1	Timer triggered by analog watchdog		
GPIO RTCCLK HSE/32 MC0	TIM16	Clock source used as input channel for HSI and LSI calibration		
CSS CPU (hard fault) RAM (parity error) COMPx PVD GPIO	TIM1 TIM15, 16, 17	Timer break		
	TIMx	External trigger, timer break		
GPIO	ADCx DACx	Conversion external trigger		
DAC1	COMPx	Comparator inverting input		
HRTIM1	DACx/ADCx	Conversion trigger		
COMPx	HRTIM1	COMPx output is an input event or a fault input for HRTIM1		
OPAMP2	HRTIM1	OPAMP2 output is an input event for HRTIM1		
GPIO	HRTIM1	External fault/event/ Synchro inputs for HRTIM1		
HRTIM1	GPIO	Synchro output for HRTIM1		

Note: For more details about the interconnect actions, please refer to the corresponding sections in the STM32F334x4/6/8 reference manual.

## 3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).



Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

TIM1 and HRTIM1 maximum frequency is 144 MHz.



FLITFCLK to Flash programming interface HSI → to I2C1 SYSCLK 8 MHz HSI RC /2 HCLK memory and DMA PLLSRC to cortex System timer PLLMUL FHCLK Cortex free нѕі APB1 running clock PLL PLLCLK PCLK1 to APB1 peripherals x2,x3,.. prescaler prescaler /1,2,..512 /1,2,4,8,16 HSE SYSCLK If (APB1 prescaler css /2,/3,. → to TIM 2, 3, 6, 7 =1) x1 else x2 /16 PCLK1 SYSCLK OSC\_OUT to USARTx (x = 1, 2, 3) 4-32 MHz LSE HSE OSC OSC\_IN APB2 PCLK2 prescaler to APB2 peripherals /1,2,4,8,16 OSC32\_IN RTCCLK to RTC LSE OSC If (APB2 prescaler 32.768kHz TIM 15,16,17 OSC32\_OUT =1) x1 else x2 RTCSEL[1:0] → IWDGCLK LSI RC 40kHz to IWDG PLLNODIV MCOPRE /2 —PLLCLK → TIM1/ HRTIM1 HSI /1,2,4, x2 – LSI мсо - HSE \_SYSCLK ADC Main clock to ADCx мсо /1,2,4 (x = 1, 2) output ADC Prescaler /1,2,4,6,8,10,12,16, 32,64,128,256 MS31933V5

Figure 2. Clock tree

#### 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

#### 3.8 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 7 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose timers, high-resolution timer, DAC and ADC.

#### 3.9 Interrupts and events

#### 3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F334x4/6/8 devices embed a nested vectored interrupt controller (NVIC) able to handle up to 60 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.



#### 3.9.2 Extended interrupt/event controller (EXTI)

The external interrupt/event controller consists of 27 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 51 GPIOs can be connected to the 16 external interrupt lines.

#### 3.10 Fast analog-to-digital converter (ADC)

Two 5 MSPS fast analog-to-digital converters, with selectable resolution between 12 and 6 bit, are embedded in the STM32F334x4/6/8 family devices. The ADCs have up to 21 external channels. Some of the external channels are shared between ADC1 and ADC2, performing conversions in single-shot or scan modes. The channels can be configured to be either single-ended input or differential input. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADCs also have internal channels: temperature sensor connected to ADC1 channel 16,  $V_{BAT}/2$  connected to ADC1 channel 17, voltage reference  $V_{REFINT}$  connected to both ADC1 and ADC2 channel 18 and VOPAMP2 connected to ADC2 channel 17.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single-shunt phase current reading techniques.

Three analog watchdogs are available per ADC. The ADC can be served by the DMA controller.

The analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIM2, TIM3, TIM6, TIM15), the advanced-control timer (TIM1) and the High-resolution timer (HRTIM1) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

#### 3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{\text{SENSE}}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

#### 3.10.2 Internal voltage reference (VREFINT)

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1\_IN18 and ADC2\_IN18 input channels. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

#### 3.10.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC1\_IN17. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the  $V_{BAT}$  pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the  $V_{BAT}$  voltage.

#### 3.10.4 OPAMP2 reference voltage (VOPAMP2)

OPAMP2 reference voltage can be measured using ADC2 internal channel 17.

#### 3.11 Digital-to-analog converter (DAC)

One 12-bit buffered DAC channel (DAC1\_OUT1) and two 12-bit unbuffered DAC channels (DAC1\_OUT2 and DAC2\_OUT1) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Three DAC output channels
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion

## 3.12 Operational amplifier (OPAMP)

The STM32F334x4/6/8 embeds an operational amplifier (OPAMP2) with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When an operational amplifier is selected, an external ADC channel is used to enable output measurement.



The operational amplifier features:

- 8 MHz GBP
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to 2, 4, 8 or 16.

## 3.13 Ultra-fast comparators (COMP)

The STM32F334x4/6/8 devices embed three ultra-fast rail-to-rail comparators (COMP2/4/6) which offer the features below:

- Programmable internal or external reference voltage
- Selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to Table 22: Embedded internal reference voltage for values and parameters of the internal reference voltage.

All comparators can wake up from STOP mode, generate interrupts and breaks for the timers.

## 3.14 Timers and watchdogs

The STM32F334x4/6/8 includes advanced control timer, 5 general-purpose timers, basic timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 4. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementar y outputs
High- resolution timer	HRTIM1 <sup>(1)</sup>	16-bit	Up	/1 /2 /4 (x2 x4 x8 x16 x32, with DLL)	Yes	10	Yes
Advanced control	TIM1 <sup>(1)</sup>	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	Yes
General- purpose	TIM2	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No



Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementar y outputs
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 4. Timer feature comparison (continued)

#### 3.14.1 High-resolution timer (HRTIM1)

The high-resolution timer (HRTIM1) allows generating digital signals with high-accuracy timings, such as PWM or phase-shifted pulses.

It consists of 6 timers, 1 master and 5 slaves, totaling 10 high-resolution outputs, which can be coupled by pairs for deadtime insertion. It also features 5 fault inputs for protection purposes and 10 inputs to handle external events such as current limitation, zero voltage or zero current switching.

HRTIM1 timer is made of a digital kernel clocked at 144 MHz followed by delay lines. Delay lines with closed loop control guarantee a 217 ps resolution whatever the voltage, temperature or chip-to-chip manufacturing process deviation. The high-resolution is available on the 10 outputs in all operating modes: variable duty cycle, variable frequency, and constant ON time.

The slave timers can be combined to control multiswitch complex converters or operate independently to manage multiple independent converters.

The waveforms are defined by a combination of user-defined timings and external events such as analog or digital feedbacks signals.

HRTIM1 timer includes options for blanking and filtering out spurious events or faults. It also offers specific modes and features to offload the CPU: DMA requests, burst mode controller, push-pull and resonant mode.

It supports many topologies including LLC, Full bridge phase shifted, buck or boost converters, either in voltage or current mode, as well as lighting application (fluorescent or LED). It can also be used as a general purpose timer, for instance to achieve high-resolution PWM-emulated DAC.

In debug mode, the HRTIM1 counters can be frozen and the PWM outputs enter safe state.

#### 3.14.2 Advanced timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can



<sup>1.</sup> TIM1/HRTIM1 can be clocked from the PLL x 2 running at 144 MHz.

also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in Section 3.14.3 using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

#### 3.14.3 General-purpose timers (TIM2, TIM3, TIM15, TIM16, TIM17)

There are up to three synchronizable general-purpose timers embedded in the STM32F334x4/6/8 (see *Table 4* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2 and TIM3

They are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/down counter and 32-bit prescaler
- TIM3 has a 16-bit auto-reload up/down counter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

TIM15, 16 and 17

These three timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

#### 3.14.4 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

#### 3.14.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the



main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.14.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.14.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

#### 3.15 Real-time clock (RTC) and backup registers

The RTC and the 5 backup registers are supplied through a switch that takes power from either the  $V_{DD}$  supply when present or the VBAT pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present.

They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.



The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.

#### 3.16 Communication interfaces

## 3.16.1 Inter-integrated circuit interface (I<sup>2</sup>C)

The devices feature an  $I^2C$  bus interface which can operate in multimaster and slave mode. It can support standard (up to 100 kHz), fast (up to 400 kHz) and fast mode + (up to 1 MHz) modes.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). It also includes programmable analog and digital noise filters.

Table 5. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements.     Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

In addition, it provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. It also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interface can be served by the DMA controller.

Refer to Table 6 for the features available in I2C1.

Table 6. STM32F334x4/6/8 I<sup>2</sup>C implementation

I2C features <sup>(1)</sup>	I2C1
7-bit addressing mode	Х
10-bit addressing mode	Х
Standard mode (up to 100 kbit/s)	Х
Fast mode (up to 400 kbit/s)	Х
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х
Independent clock	Х



I2C features <sup>(1)</sup>	I2C1
SMBus	Х
Wakeup from STOP	Х

<sup>1.</sup> X = supported.

#### 3.16.2 Universal synchronous/asynchronous receiver transmitters (USARTs)

The STM32F334x4/6/8 devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbits/s.

USART1 provides hardware management of the CTS and RTS signals. It supports IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode and has LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

Refer to *Table 7* for the features available in the USART interfaces.

Table 7. USART features

USART modes/features <sup>(1)</sup>	USART1	USART2 USART3
Hardware flow control for modem	Х	X
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode	Х	Х
Smartcard mode	Х	
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	
LIN mode	Х	
Dual clock domain and wakeup from Stop mode	Х	
Receiver timeout interrupt	Х	
Modbus communication	Х	
Auto baud rate detection	Х	
Driver Enable	Х	Х

<sup>1.</sup> X = supported.

#### 3.16.3 Serial peripheral interface (SPI)

A SPI interface allows to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Refer to Table 8 for the features available in SPI1.



SPI features <sup>(1)</sup>	SPI1
Hardware CRC calculation	Х
Rx/Tx FIFO	X
NSS pulse mode	Х
TI mode	X

Table 8. STM32F334x4/6/8 SPI implementation

#### 3.16.4 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

#### 3.17 Infrared transmitter

The STM32F334x4/6/8 devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.




Figure 3. Infrared transmitter

## 3.18 Touch sensing controller (TSC)

The STM32F334x4/6/8 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 18 capacitive sensing channels distributed over 6 analog I/Os group.

Capacitive sensing technology is able to detect the presence of a finger near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive



<sup>1.</sup> X = supported.

variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the electrode capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Table 9. Capacitive sensing GPIOs available on STM32F334x4/6/8 devices

	•		_			
Group	Capacitive sensing group name	Pin name		Group	Capacitive sensing group name	Pin name
	TSC_G1_IO1	PA0			TSC_G4_IO1	PA9
1	TSC_G1_IO2	PA1		4	TSC_G4_IO2	PA10
ı	TSC_G1_IO3	PA2		4	TSC_G4_IO3	PA13
	TSC_G1_IO4	PA3			TSC_G4_IO4	PA14
	TSC_G2_IO1	PA4			TSC_G5_IO1	PB3
2	TSC_G2_IO2	PA5		5	TSC_G5_IO2	PB4
۷	TSC_G2_IO3	PA6			TSC_G5_IO3	PB6
	TSC_G2_IO4	PA7			TSC_G5_IO4	PB7
	TSC_G3_IO1	PC5			TSC_G6_IO1	PB11
3	TSC_G3_IO2	PB0		6	TSC_G6_IO2	PB12
3	TSC_G3_IO3	PB1		0	TSC_G6_IO3	PB13
	TSC_G3_IO1	PC5			TSC_G6_IO4	PB14
	TSC_G3_IO4-	PB2				

Table 10. No. of capacitive sensing channels available on STM32F334x4/6/8 devices

Analog I/O group	Number of capacitive sensing channels						
Analog I/O group	STM32F334xRx	STM32F334xCx	STM32F334xKx				
G1	3	3	3				
G2	3	3	3				
G3	3	2	2				
G4	3	3	3				
G5	3	3	3				
G6	3	3	0				
Number of capacitive sensing channels	18	17	14				



## 3.19 Development support

#### 3.19.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.



## 4 Pinouts and pin description

Figure 4. LQFP32 pinout





Figure 5. LQFP48 pinout



**47**/




Figure 6. LQFP64 pinout

Table 11. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	viation Definition					
Pin r	Pin name  Unless otherwise specified in brackets below the pin name, the pin function during a after reset is the same as the actual pin name							
		S	Supply pin					
Pin	type	I	Input only pin					
		I/O	Input / output pin					
		FT	5 V tolerant I/O					
		FTf	5 V tolerant I/O, FM+ capable					
		TTa 3.3 V tolerant I/O directly connected to ADC						
		TT 3.3 V tolerant I/O						
I/O str	ucture	TC	Standard 3.3 V I/O					
		B Dedicated BOOT0 pin						
		RST	Bi-directional reset pin with embedded weak pull-up resistor					
No	tes	Unless otherwise reset	specified by a note, all I/Os are set as floating inputs during and after					
D:	Alternate functions	Functions selected through GPIOx_AFR registers						
Pin functions	Additional functions	Functions directly	Functions directly selected/enabled through peripheral registers					

Table 12. STM32F334x4/6/8 pin definitions

Pi	n Numb	er				Pin functions	
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
-	1	1	VBAT	S	-	Backup	p power supply
-	2	2	PC13 <sup>(1)</sup>	I/O	TC	TIM1_CH1N	RTC_TAMP1/RTC_TS/ RTC_OUT/WKUP2
-	3	3	PC14 / OSC32_IN <sup>(1)</sup>	I/O	TC		OSC32_IN
-	4	4	PC15 / OSC32_OUT <sup>(1)</sup>	I/O	TC		OSC32_OUT
2	5	5	PF0 / OSC_IN	I/O	FT	TIM1_CH3N	OSC_IN
3	6	6	PF1 / OSC_OUT	I/O	FT		OSC_OUT



Table 12. STM32F334x4/6/8 pin definitions (continued)

Pi	n Numb	er			•	Pin functions	
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
4	7	7	NRST	I/O	RST		out / internal reset output active low)
-	-	8	PC0	I/O	TTa	EVENTOUT, TIM1_CH1	ADC12_IN6
-	-	9	PC1	I/O	TTa	EVENTOUT, TIM1_CH2	ADC12_IN7
-	-	10	PC2	I/O	TTa	EVENTOUT, TIM1_CH3	ADC12_IN8
-	-	11	PC3	I/O	TTa	EVENTOUT, TIM1_CH4, TIM1_BKIN2	ADC12_IN9
	8	12	VSSA/VREF-	S	-	Analog ground/N	egative reference voltage
5	9	13	VDDA/VREF+	S	-	Analog power suppl	y/Positive reference voltage
6	10	14	PA0	I/O	ТТа	TIM2_CH1/ TIM2_ETR, TSC_G1_IO1, USART2_CTS, EVENTOUT	ADC1_IN1, RTC_TAMP2/WKUP1
7	11	15	PA1	I/O	ТТа	TIM2_CH2, TSC_G1_IO2, USART2_RTS, TIM15_CH1N, EVENTOUT	ADC1_IN2, RTC_REFIN
8	12	16	PA2	I/O	ТТа	TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT, TIM15_CH1, EVENTOUT	ADC1_IN3, COMP2_INM
9	13	17	PA3	I/O	ТТа	TIM2_CH4, TSC_G1_IO4, USART2_RX, TIM15_CH2, EVENTOUT	ADC1_IN4
-	-	18	VSS	S	-	-	-
-	-	19	VDD	S	-	-	-



Table 12. STM32F334x4/6/8 pin definitions (continued)

Pi	n Numb	er			, p	Pin	functions
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
10	14	20	PA4	I/O	ТТа	TIM3_CH2, TSC_G2_IO1, SPI1_NSS, USART2_CK, EVENTOUT	ADC2_IN1, DAC1_OUT1, COMP2_INM4, COMP4_INM4, COMP6_INM4
11	15	21	PA5	I/O	ТТа	TIM2_CH1/ TIM2_ETR, TSC_G2_IO2, SPI1_SCK, EVENTOUT	ADC2_IN2, DAC1_OUT2, OPAMP2_VINM
12	16	22	PA6	I/O	ТТа	TIM16_CH1, TIM3_CH1, TSC_G2_IO3, SPI1_MISO, TIM1_BKIN, OPAMP2_DIG, EVENTOUT	ADC2_IN3, DAC2_OUT1, OPAMP2_VOUT
13	17	23	PA7	I/O	TTa	TIM17_CH1, TIM3_CH2, TSC_G2_IO4, SPI1_MOSI, TIM1_CH1N, EVENTOUT	ADC2_IN4, COMP2_INP, OPAMP2_VINP
-	-	24	PC4	I/O	TTa	EVENTOUT, TIM1_ETR, USART1_TX	ADC2_IN5
-	-	25	PC5	I/O	TTa	EVENTOUT, TIM15_BKIN, TSC_G3_IO1, USART1_RX	ADC2_IN11, OPAMP2_VINM
14	18	26	PB0	I/O	TTa	TIM3_CH3, TSC_G3_IO2, TIM1_CH2N, EVENTOUT	ADC1_IN11, COMP4_INP, OPAMP2_VINP
15	19	27	PB1	I/O	ТТа	TIM3_CH4, TSC_G3_IO3, TIM1_CH3N, COMP4_OUT, HRTIM1_SCOUT, EVENTOUT	ADC1_IN12

Table 12. STM32F334x4/6/8 pin definitions (continued)

Pi	n Numb	er	Table 12. OTWOZI			Pin functions	
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
-	20	28	PB2	I/O	TTa	TSC_G3_IO4, HRTIM_SCIN, EVENTOUT	ADC2_IN12, COMP4_INM
-	21	29	PB10	I/O	TT	TIM2_CH3, TSC_SYNC, USART3_TX, HRTIM1_FLT3, EVENTOUT	-
-	22	30	PB11	I/O	ТТа	TIM2_CH4, TSC_G6_IO1, USART3_RX, HRTIM1_FLT4, EVENTOUT	COMP6_INP
16	23	31	VSS	S		Dig	gital ground
17	24	32	VDD	S		Digita	l power supply
-	25	33	PB12	I/O	ТТа	TSC_G6_IO2, TIM1_BKIN, USART3_CK, HRTIM1_CHC1, EVENTOUT	ADC2_IN13
-	26	34	PB13	I/O	ТТа	TSC_G6_IO3, TIM1_CH1N, USART3_CTS, HRTIM1_CHC2, EVENTOUT	ADC1_IN13
-	27	35	PB14	I/O	ТТа	TIM15_CH1, TSC_G6_IO4, TIM1_CH2N, USART3_RTS, HRTIM1_CHD1, EVENTOUT	ADC2_IN14, OPAMP2_VINP
-	28	36	PB15	I/O	ТТа	TIM15_CH2, TIM15_CH1N, TIM1_CH3N, HRTIM1_CHD2, EVENTOUT	ADC2_IN15, COMP6_INM, RTC_REFIN



Table 12. STM32F334x4/6/8 pin definitions (continued)

Pin Number				33484/0/	-	Pin functions	
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
-	-	37	PC6	I/O	FT	EVENTOUT, TIM3_CH1, HRTIM1_EEV10, COMP6_OUT	-
-	-	38	PC7	I/O	FT	EVENTOUT, TIM3_CH2, HRTIM1_FLT5	-
-	-	39	PC8	I/O	FT	EVENTOUT, TIM3_CH3, HRTIM1_CHE1	-
-	-	40	PC9	I/O	FT	EVENTOUT, TIM3_CH4, HRTIM1_CHE2	-
18	29	41	PA8	I/O	FT	MCO, TIM1_CH1, USART1_CK, HRTIM1_CHA1, EVENTOUT	-
19	30	42	PA9	I/O	FT	TSC_G4_IO1, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, HRTIM1_CHA2, EVENTOUT	-
20	31	43	PA10	I/O	FT	TIM17_BKIN, TSC_G4_IO2, TIM1_CH3, USART1_RX, COMP6_OUT, TIM2_CH4, HRTIM1_CHB1, EVENTOUT	-
21	32	44	PA11	I/O	FT	TIM1_CH1N, USART1_CTS, CAN_RX, TIM1_CH4, TIM1_BKIN2, HRTIM1_CHB2, EVENTOUT	-

Table 12. STM32F334x4/6/8 pin definitions (continued)

Pi	n Numb	er			-	Pin	functions
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
22	33	45	PA12	I/O	FT	TIM16_CH1, TIM1_CH2N, USART1_RTS, COMP2_OUT, CAN_TX, TIM1_ETR, HRTIM1_FLT1, EVENTOUT	-
23	34	46	PA13	I/O	FT	JTMS/SWDAT, TIM16_CH1N, TSC_G4_IO3, IR_OUT, USART3_CTS, EVENTOUT	-
-	35	47	VSS	S	-	-	-
-	36	48	VDD	S	ı	-	-
24	37	49	PA14	I/O	FTf	JTCK/SWCLK, TSC_G4_IO4, I2C1_SDA, TIM1_BKIN, USART2_TX, EVENTOUT	-
25	38	50	PA15	I/O	FTf	JTDI, TIM2_CH1/TIM2_ ETR, TSC_SYNC, I2C1_SCL, SPI1_NSS, USART2_RX, TIM1_BKIN, HRTIM1_FLT2, EVENTOUT	-
-	-	51	PC10	I/O	FT	EVENTOUT, USART3_TX	-
-	-	52	PC11	I/O	FT	EVENTOUT, HRTIM1_EEV2, USART3_RX	-
-	-	53	PC12	I/O	FT	EVENTOUT, HRTIM1_EEV1, USART3_CK	-



Table 12. STM32F334x4/6/8 pin definitions (continued)

Pi	n Numb	er			•	Pin	functions
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
-	-	54	PD2	I/O	FT	EVENTOUT, TIM3_ETR	-
26	39	55	PB3	I/O	FT	JTDO/TRACE SWO, TIM2_CH2, TSC_G5_IO1, SPI1_SCK, USART2_TX, TIM3_ETR, HRTIM1_SCOUT, HRTIM1_EEV9, EVENTOUT	-
27	40	56	PB4	I/O	FT	NJTRST, TIM16_CH1, TIM3_CH1, TSC_G5_IO2, SPI1_MISO, USART2_RX, TIM17_BKIN, HRTIM1_EEV7, EVENTOUT	-
28	41	57	PB5	I/O	FT	TIM16_BKIN, TIM3_CH2, I2C1_SMBA, SPI1_MOSI, USART2_CK, TIM17_CH1, HRTIM1_EEV6, EVENTOUT	-
29	42	58	PB6	I/O	FTf	TIM16_CH1N, TSC_G5_IO3, I2C1_SCL, USART1_TX, HRTIM1_SCIN, HRTIM1_EEV4, EVENTOUT	-
30	43	59	PB7	I/O	FTf	TIM17_CH1N, TSC_G5_IO4, I2C1_SDA, USART1_RX, TIM3_CH4, HRTIM1_EEV3, EVENTOUT	-

Table 12. STM32F334x4/6/8 pin definitions (continued)

Pi	n Numb	er			-	Pin	functions
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
31	44	60	воото	I	В		-
-	45	61	PB8	I/O	FTf	TIM16_CH1, TSC_SYNC, I2C1_SCL, USART3_RX, CAN_RX, TIM1_BKIN, HRTIM1_EEV8, EVENTOUT	-
-	46	62	PB9	I/O	FTf	TIM17_CH1, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, CAN_TX, HRTIM1_EEV5, EVENTOUT	-
32	47	63	VSS	S	-	-	-
1	48	64	VDD	S	-	-	-

PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current (3 mA), the use of GPIO PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

<sup>-</sup> These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIOs, refer to the Battery backup domain and BKP register description sections in the reference manual.



# **Table 13. Alternate functions**

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF 14	AF15
P	ort	SYS_AF	TIM2/TIM15/ TIM16/TIM17/ EVENT	TIM1/TIM3/ TIM15/ TIM16	HRTIM1/TSC	I2C1/TIM1	SPI1/Infrared	TIM1/Infrared	USART1/USA RT2/USART3/ GPCOMP6	GPCOMP2/ GPCOMP4/ GPCOMP6	CAN/TIM1/ TIM15	TIM2/TIM3 /TIM17	TIM1	HRTIM1/ TIM1	HRTIM1/ OPAMP2		EVENT
	PA0		TIM2_CH1/TI M2_ETR		TSC_G1_IO1				USART2_CTS								EVENTOUT
	PA1		TIM2_CH2		TSC_G1_IO2				USART2_RTS		TIM15_CH1N						EVENTOUT
	PA2		TIM2_CH3		TSC_G1_IO3				USART2_TX	COMP2_OUT	TIM15_CH1						EVENTOUT
	PA3		TIM2_CH4		TSC_G1_IO4				USART2_RX		TIM15_CH2						EVENTOUT
	PA4			TIM3_CH2	TSC_G2_IO1		SPI1_NSS		USART2_CK								EVENTOUT
	PA5		TIM2_CH1/TI M2_ETR		TSC_G2_IO2		SPI1_SCK										EVENTOUT
	PA6		TIM16_CH1	TIM3_CH1	TSC_G2_IO3		SPI1_MISO	TIM1_BKIN							OPAMP2_DIG		EVENTOUT
Port A	PA7		TIM17_CH1	TIM3_CH2	TSC_G2_IO4		SPI1_MOSI	TIM1_CH1N									EVENTOUT
	PA8	MCO						TIM1_CH1	USART1_CK						HRTIM1_CHA1		EVENTOUT
	PA9				TSC_G4_IO1			TIM1_CH2	USART1_TX		TIM15_BKIN	TIM2_CH3			HRTIM1_CHA2		EVENTOUT
	PA10		TIM17_BKIN		TSC_G4_IO2			TIM1_CH3	USART1_RX	COMP6_OUT		TIM2_CH4			HRTIM1_CHB1		EVENTOUT
	PA11							TIM1_CH1N	USART1_CTS		CAN_RX		TIM1_CH4	TIM1_BKIN2	HRTIM1_CHB2		EVENTOUT
	PA12		TIM16_CH1					TIM1_CH2N	USART1_RTS	COMP2_OUT	CAN_TX		TIM1_ETR		HRTIM1_FLT1		EVENTOUT
	PA13	JTMS/SWDAT	TIM16_CH1N		TSC_G4_IO3		IR_OUT		USART3_CTS								EVENTOUT
	PA14	JTCK/SWCLK			TSC_G4_IO4	I2C1_SDA		TIM1_BKIN	USART2_TX								EVENTOUT
	PA15	JTDI	TIM2_CH1/ TIM2_ETR		TSC_SYNC	I2C1_SCL	SPI1_NSS		USART2_RX		TIM1_BKIN				HRTIM1_FLT2		EVENTOUT

_	Table 16. Alemaie ranetiens (continues)																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF 14	AF15
P	ort	SYS_AF	TIM2/TIM15/ TIM16/TIM17/ EVENT	TIM1/TIM3/ TIM15/ TIM16	HRTIM1/TSC	I2C1/TIM1	SPI1/Infrared	TIM1/Infrared	USART1/USA RT2/USART3/ GPCOMP6	GPCOMP2/ GPCOMP4/ GPCOMP6	CAN/TIM1/ TIM15	TIM2/TIM3 /TIM17	TIM1	HRTIM1/ TIM1	HRTIM1/ OPAMP2		EVENT
	PB0			TIM3_CH3	TSC_G3_IO2			TIM1_CH2N									EVENTOUT
	PB1			TIM3_CH4	TSC_G3_IO3			TIM1_CH3N		COMP4_OUT					HRTIM1_SCOU T		EVENTOUT
	PB2				TSC_G3_IO4										HRTIM1_SCIN		EVENTOUT
	PB3	JTDO/TRACE SWO	TIM2_CH2		TSC_G5_IO1		SPI1_SCK		USART2_TX			TIM3_ETR		HRTIM1_SC OUT	HRTIM1_EEV9		EVENTOUT
	PB4	NJTRST	TIM16_CH1	TIM3_CH1	TSC_G5_IO2		SPI1_MISO		USART2_RX			TIM17_BK IN			HRTIM1_EEV7		EVENTOUT
Port B	PB5		TIM16_BKIN	TIM3_CH2		I2C1_SMBA	SPI1_MOSI		USART2_CK			TIM17_CH 1			HRTIM1_EEV6		EVENTOUT
	PB6		TIM16_CH1N		TSC_G5_IO3	I2C1_SCL			USART1_TX					HRTIM1_SCI N	HRTIM1_EEV4		EVENTOUT
	PB7		TIM17_CH1N		TSC_G5_IO4	I2C1_SDA			USART1_RX			TIM3_CH4			HRTIM1_EEV3		EVENTOUT
	PB8		TIM16_CH1		TSC_SYNC	I2C1_SCL			USART3_RX		CAN_RX			TIM1_BKIN	HRTIM1_EEV8		EVENTOUT
	PB9		TIM17_CH1			I2C1_SDA		IR_OUT	USART3_TX	COMP2_OUT	CAN_TX				HRTIM1_EEV5		EVENTOUT
	PB10		TIM2_CH3		TSC_SYNC				USART3_TX						HRTIM1_FLT3		EVENTOUT
	PB11		TIM2_CH4		TSC_G6_IO1				USART3_RX						HRTIM1_FLT4		EVENTOUT
	PB12				TSC_G6_IO2			TIM1_BKIN	USART3_CK						HRTIM1_CHC1		EVENTOUT
Port B	PB13				TSC_G6_IO3			TIM1_CH1N	USART3_CTS						HRTIM1_CHC2		EVENTOUT
	PB14		TIM15_CH1		TSC_G6_IO4			TIM1_CH2N	USART3_RTS						HRTIM1_CHD1		EVENTOUT
	PB15		TIM15_CH2	TIM15_CH1 N		TIM1_CH3N									HRTIM1_CHD2		EVENTOUT



# **Table 13. Alternate functions (continued)**

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF 14	AF15
Р	ort	SYS_AF	TIM2/TIM15/ TIM16/TIM17/ EVENT	TIM1/TIM3/ TIM15/ TIM16	HRTIM1/TSC	I2C1/TIM1	SPI1/Infrared	TIM1/Infrared	USART1/USA RT2/USART3/ GPCOMP6	GPCOMP2/ GPCOMP4/ GPCOMP6	CAN/TIM1/ TIM15	TIM2/TIM3 /TIM17	TIM1	HRTIM1/ TIM1	HRTIM1/ OPAMP2		EVENT
	PC0		EVENTOUT	TIM1_CH1													
	PC2		EVENTOUT	TIM1_CH3													
	PC3		EVENTOUT	TIM1_CH4				TIM1_BKIN2									
	PC4		EVENTOUT	TIM1_ETR					USART1_TX								
	PC5		EVENTOUT	TIM15_BKIN	TSC_G3_IO1				USART1_RX								
	PC6		EVENTOUT	TIM3_CH1	HRTIM1_EEV 10				COMP6_OUT								
	PC7		EVENTOUT	TIM3_CH2	HRTIM1_FLT 5												
Port C	PC8		EVENTOUT	TIM3_CH3	HRTIM1_CHE 1												
	PC9		EVENTOUT	TIM3_CH4	HRTIM1_CHE 2												
	PC10		EVENTOUT						USART3_TX								
	PC11		EVENTOUT		HRTIM1_EEV 2				USART3_RX								
	PC12		EVENTOUT		HRTIM1_EEV 1				USART3_CK								
	PC13					TIM1_CH1N											
	PC14																
	PC15																
Port D	PD2		EVENTOUT	TIM3_ETR													
Port F	PF0							TIM1_CH3N									
FUILF	PF1								-						-		

# 5 Memory mapping

0x5000 03FF AHB3 0xFFFF FFFF 0x5000 0000 Cortex-M4 Reserved with FPU 7 0x4800 1800 Internal Peripherals AHB2 0xE000 0000 0x4800 0000 Reserved 6 0x4002 43FF AHB1 0xC000 0000 0x4002 0000 Reserved 5 0x4001 6C00 APB2 0xA000 0000 0x4001 0000 Reserved 4 0x4000 A000 APB1 0x8000 0000 0x4000 0000 3 ,0x1FFF FFFF Option bytes 0x6000 0000 0x1FFF F800 System memory 2 0x1FFF D800 Reserved 0x1000 1000 0x4000 0000 Peripherals **CCM RAM** 0x1000 0000 1 Reserved 0x0801 0000 **SRAM** 0x2000 0000 Flash memory 0x0800 0000 0 CODE Reserved 0x0001 0000 Flash, system 0x0000 0000 memory or SRAM, depending on BOOT configuration Reserved 0x0000 0000 MSv33150V1

Figure 7. STM32F334x4/6/8 memory map



Table 14. STM32F334x4/6/8 peripheral register boundary addresses

Bus	Boundary address	Size (bytes)	Peripheral
AHB3	0x5000 0000 - 0x5000 03FF	1 K	ADC1 - ADC2
	0x4800 1800 - 0x4FFF FFFF	~132 M	Reserved
AHB2	0x4800 1400 - 0x4800 17FF	1 K	GPIOF
	0x4800 1000 - 0x4800 13FF	1 K	Reserved
	0x4800 0C00 - 0x4800 0FFF	1 K	GPIOD
AHB2	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC
ALIBZ	0x4800 0400 - 0x4800 07FF	1 K	GPIOB
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 M	Reserved
	0x4002 4000 - 0x4002 43FF	1 K	TSC
	0x4002 3400 - 0x4002 3FFF	3 K	Reserved
	0x4002 3000 - 0x4002 33FF	1 K	CRC
	0x4002 2400 - 0x4002 2FFF	3 K	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 K	Flash interface
	0x4002 1400 - 0x4002 1FFF	3 K	Reserved
	0x4002 1000 - 0x4002 13FF	1 K	RCC
	0x4002 0400 - 0x4002 0FFF	3 K	Reserved
	0x4002 0000 - 0x4002 03FF	1 K	DMA1
	0x4001 8000 - 0x4001 FFFF	32 K	Reserved
APB2	0x4001 7400 - 0x4001 77FF	1 K	HRTIM1
	0x4001 4C00 - 0x4001 73FF	12 K	Reserved
	0x4001 4800 - 0x4001 4BFF	1 K	TIM17
	0x4001 4400 - 0x4001 47FF	1 K	TIM16
	0x4001 4000 - 0x4001 43FF	1 K	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 K	Reserved
APB2	0x4001 3800 - 0x4001 3BFF	1 K	USART1
APBZ	0x4001 3400 - 0x4001 37FF	1 K	Reserved
	0x4001 3000 - 0x4001 33FF	1 K	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 K	TIM1
	0x4001 0800 - 0x4001 2BFF	9 K	Reserved
	0x4001 0400 - 0x4001 07FF	1 K	EXTI
	0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP
	0x4000 9C00 - 0x4000 FFFF	25 K	Reserved

Table 14. STM32F334x4/6/8 peripheral register boundary addresses (continued)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 9800 - 0x4000 9BFF	1 K	DAC2
	0x4000 7800 - 0x4000 97FF	8 K	Reserved
	0x4000 7400 - 0x4000 77FF	1 K	DAC1
	0x4000 7000 - 0x4000 73FF	1 K	PWR
	0x4000 6800 - 0x4000 6FFF	2 K	Reserved
	0x4000 6400 - 0x4000 67FF	1 K	bxCAN
	0x4000 5800 - 0x4000 63FF	3 K	Reserved
	0x4000 5400 - 0x4000 57FF	1 K	I2C1
	0x4000 4C00 - 0x4000 53FF	2 K	Reserved
	0x4000 4800 - 0x4000 4BFF	1 K	USART3
APB1	0x4000 4400 - 0x4000 47FF	1 K	USART2
	0x4000 3400 - 0x4000 43FF	2 K	Reserved
	0x4000 3000 - 0x4000 33FF	1 K	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG
	0x4000 2800 - 0x4000 2BFF	1 K	RTC
	0x4000 1800 - 0x4000 27FF	4 K	Reserved
	0x4000 1400 - 0x4000 17FF	1 K	TIM7
	0x4000 1000 - 0x4000 13FF	1 K	TIM6
	0x4000 0800 - 0x4000 0FFF	2 K	Reserved
	0x4000 0400 - 0x4000 07FF	1 K	TIM3
	0x4000 0000 - 0x4000 03FF	1 K	TIM2
	0x2000 3000 - 3FFF FFFF	~512 M	Reserved
	0x2000 0000 - 0x2000 2FFF	12 K	SRAM
	0x1FFF F800 - 0x1FFF FFFF	2 K	Option bytes
	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory
	0x1000 2000 - 0x1FFF D7FF	~256 M	Reserved
	0x1000 0000 - 0x1000 0FFF	4 K	CCM RAM
	0x0804 0000 - 0x0FFF FFFF	~128 M	Reserved
	0x0800 0000 - 0x0800 FFFF	0 FFFF 64 K Main Flash memor	
	0x0004 0000 - 0x07FF FFFF	~128 M	Reserved
	0x0000 000 - 0x0000 FFFF	64 K	Main Flash memory, system memory or SRAM depending on BOOT configuration

## 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3 o).

## 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = 3.3$  V,  $V_{DDA} = 3.3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2 $\sigma$ ).

# 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.


### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 8.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 9*.

Figure 8. Pin loading conditions Figure 9. Pin input voltage



# 6.1.6 Power supply scheme

 $\mathsf{v}_\mathsf{BAT}$ Backup circuitry (LSE, RTC, Wake-up logic Power 1.65 - 3.6V switch Backup registers) OUT I/O GPIOs Logic Kernel logic (CPU, Digital & Memories) 4 x V<sub>DD</sub> Regulator 4 x 100nF 4 x V<sub>SS</sub> + 1 x 4.7 µF  $V_{\mathsf{DDA}}$ 10 nF Anolog: RCs, PLL, ADC/ V<sub>REF</sub> + 1 µF comparators, OPAMP, DAC V<sub>REF</sub>  $v_{SSA}$ MS31954V1


Figure 10. Power supply scheme

Caution:

Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc..) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

# 6.1.7 Current consumption measurement

Figure 11. Current consumption measurement scheme



# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 15: Voltage characteristics*, *Table 16: Current characteristics*, and *Table 17: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 15. Voltage characteristics<sup>(1)</sup>

Symbol	Ratings	Min.	Max.	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA,}$ $V_{BAT}$ and $V_{DD}$ )	-0.3	4.0	
V <sub>DD</sub> –V <sub>DDA</sub>	Allowed voltage difference for V <sub>DD</sub> > V <sub>DDA</sub>	-	0.4	
	Input voltage on FT and FTf pins	V <sub>SS</sub> -0.3	V <sub>DD</sub> + 4.0	V
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on TTa and TT pins	V <sub>SS</sub> -0.3	4.0	
VIN'	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0	
	Input voltage on Boot0 pin	0	9	
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	mV
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between all the different ground pins	-	50	] ''''
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3. sensitivity charac		

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V<sub>DDA</sub> and V<sub>DD</sub>: V<sub>DDA</sub> must power on before or at the same time as V<sub>DD</sub> in the power up sequence. V<sub>DDA</sub> must be greater than or equal to V<sub>DD</sub>.



V<sub>IN</sub> maximum must always be respected. Refer to Table 16: Current characteristics for the maximum allowed injected current values.

**Table 16. Current characteristics** 

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}$	Total current into sum of all VDD_x power lines (source) <sup>(1)</sup>	140	
Σl <sub>VSS</sub>	Total current out of sum of all VSS_x ground lines (sink) <sup>(1)</sup>	-140	
I <sub>VDD</sub>	Maximum current into each V <sub>DD_x</sub> power line (source) <sup>(1)</sup>	100	
I <sub>VSS</sub>	Maximum current out of each V <sub>SS_x</sub> ground line (sink) <sup>(1)</sup>	100	
	Output current sunk by any I/O and control pin	25	
I <sub>IO(PIN)</sub>	Output current source by any I/O and control pin	-25	Л
<b>V</b> I.	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	80	- mA
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	-80	
	Injected current on TT, FT, FTf and B pins <sup>(3)</sup>	-5 /+0	
I <sub>INJ(PIN)</sub>	Injected current on TC and RST pin <sup>(4)</sup>	<b>±</b> 5	
	Injected current on TTa pins <sup>(5)</sup>	<b>±</b> 5	
Σl <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	±25	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub> and V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value
- A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 15: Voltage characteristics* for the maximum allowed input voltage values.
- A positive injection is induced by V<sub>IN</sub> > V<sub>DDA</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ</sub>(PIN) must never be exceeded. Refer also to *Table 15: Voltage characteristics* for the maximum allowed input voltage values. Negative injection disturbs the analog performance of the device. See note 2. below *Table 62*.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 17. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C



#### **Operating conditions** 6.3

#### 6.3.1 **General operating conditions**

Table 18. General operating conditions

Symbol	Parameter	Conditions	Min.	Max.	Unit
$f_{HCLK}$	Internal AHB clock frequency		0	72	
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	36	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	72	
$V_{DD}$	Standard operating voltage		2	3.6	
\/	Analog operating voltage (OPAMP and DAC not used)	Must have a potential	2	3.6	٧
$V_{DDA}$	Analog operating voltage (OPAMP and DAC used)	equal to or higher than V <sub>DD</sub>	2.4	3.6	
$V_{BAT}$	Backup operating voltage		1.65	3.6	V
		TC I/O	-0.3	V <sub>DD</sub> +0.3	
		TT I/O	-0.3	3.6	
\ <i>/</i>	I/O input voltage	TTa I/O	-0.3	V <sub>DDA</sub> +0.3	V
$V_{IN}$	I/O input voltage	FT and FTf I/O <sup>(1)</sup>	-0.3	5.5	V
		воото	0	5.5	
PD	Power dissipation at $T_A = 85$ °C for suffix 6 or $T_A = 105$ °C for suffix $T_A^{(2)}$	LQFP64	-	444	mW
PD	Power dissipation at $T_A$ = 85 °C for suffix 6 or $T_A$ = 105 °C for suffix $T_A$	LQFP48	-	364	mW
PD	Power dissipation at T <sub>A</sub> = 85 °C for suffix 6 or T <sub>A</sub> = 105 °C for suffix 7	LQFP32	-	333	mW
	Ambient temperature for 6	Maximum power dissipation	-40	85	°C
т.	suffix version	Low power dissipation <sup>(3)</sup>	-40	105	
TA	Ambient temperature for 7 suffix version	Maximum power dissipation	-40	105	°C
	Suilix version	Low power dissipation <sup>(3)</sup>	-40	125	
TJ	lunction temperature rease	6 suffix version	-40	105	°C
IJ	Junction temperature range	7 suffix version	-40	125	

<sup>1.</sup> To sustain a voltage higher than  $V_{DD}$ +0.3 V, the internal pull-up/pull-down resistors must be disabled.

<sup>3.</sup> In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$  (see Section 7.2: Thermal characteristics).



<sup>2.</sup> If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see *Section 7.2: Thermal characteristics*).

# 6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 19* are derived from tests performed under the ambient temperature condition summarized in *Table 18*.

Table 19. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min.	Max.	Unit
+	V <sub>DD</sub> rise time rate		0	∞	
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate		20	∞	μs/V
+	V <sub>DDA</sub> rise time rate		0	∞	μ5/ ν
t <sub>VDDA</sub>	V <sub>DDA</sub> fall time rate		20	∞	

# 6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 20* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

Table 20. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>POR/PDR</sub> <sup>(1)</sup>	Power on/power down	Falling edge	1.8 <sup>(2)</sup>	1.88	1.96	V
POR/PDR`	reset threshold	Rising edge	1.84	1.92	2.0	V
V <sub>PDRhyst</sub> <sup>(1)</sup>	PDR hysteresis		-	40	-	mV
t <sub>RSTTEMPO</sub> (3)	POR reset temporization		1.5	2.5	4.5	ms

The PDR detector monitors V<sub>DD</sub> and also V<sub>DDA</sub> (if kept enabled in the option bytes). The POR detector monitors only V<sub>DD</sub>.

57

<sup>2.</sup> The product behavior is guaranteed by design down to the minimum  $V_{\mbox{\footnotesize{POR/PDR}}}$  value.

<sup>3.</sup> Guaranteed by design, not tested in production.

Table 21. Programmable voltage detector characteristics

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Тур.	Max. <sup>(1)</sup>	Unit
V	PVD threshold 0	Rising edge	2.1	2.18	2.26	
V <sub>PVD0</sub>	PVD (illeshold 0	Falling edge	2	2.08	2.16	
V	PVD threshold 1	Rising edge	2.19	2.28	2.37	
V <sub>PVD1</sub>	PVD (illeshold i	Falling edge	2.09	2.18	2.27	
V	PVD threshold 2	Rising edge	2.28	2.38	2.48	
V <sub>PVD2</sub>	PVD (illeshold 2	Falling edge	2.18	2.28	2.38	
V	PVD threshold 3		2.38	2.48	2.58	
V <sub>PVD3</sub>	PVD (illeshold 3	Falling edge	2.28	2.38	2.48	V
V	PVD threshold 4	Rising edge	2.47	2.58	2.69	V
$V_{PVD4}$	PVD (illeshold 4	Falling edge	2.37	2.48	2.59	
V	PVD threshold 5	Rising edge	2.57	2.68	2.79	
V <sub>PVD5</sub>	PVD threshold 5	Falling edge	2.47	2.58	2.69	
V	PVD threshold 6	Rising edge	2.66	2.78	2.9	
V <sub>PVD6</sub>	PVD threshold 6	Falling edge	2.56	2.68	2.8	
V	D\/D throubold 7	Rising edge	2.76	2.88	3	
V <sub>PVD7</sub>	PVD threshold 7	Falling edge	2.66	2.78	2.9	
V <sub>PVDhyst</sub> <sup>(2)</sup>	PVD hysteresis		-	100	-	mV
IDD(PVD)	PVD current consumption		-	0.15	0.26	μΑ

<sup>1.</sup> Data based on characterization results only, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

### 6.3.4 Embedded reference voltage

The parameters given in *Table 22* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

			-			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V	Internal reference voltage	-40 °C < T <sub>A</sub> < +105 °C	1.16	1.2	1.25	V
V <sub>REFINT</sub>	internal reference voltage	-40 °C < T <sub>A</sub> < +85 °C	1.16	1.2	1.24 <sup>(1)</sup>	V
T <sub>S_vrefint</sub>	ADC sampling time when reading the internal reference voltage		2.2	-	-	μs
V <sub>RERINT</sub>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 31.8 V ±10 mV	-	-	10 <sup>(2)</sup>	mV
T <sub>Coeff</sub>	Temperature coefficient		-	-	100 <sup>(2)</sup>	ppm/°C

Table 22. Embedded internal reference voltage

<sup>2.</sup> Guaranteed by design, not tested in production.

Calibration value name	Description	Memory address
V <sub>REFINT_CAL</sub>	Raw data acquired at temperature of 30 °C V <sub>DDA</sub> = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

Table 23. Internal reference voltage calibration values

# 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 11: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- · All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f<sub>HCLK</sub> frequency (0 wait state from 0 to 24 MHz,1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f<sub>PCLK2</sub> = f<sub>HCLK</sub> and f<sub>PCLK1</sub> = f<sub>HCLK/2</sub>
- When f<sub>HCLK</sub> > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or HSE (8 MHz) in bypass mode.



<sup>1.</sup> Data based on characterization results, not tested in production.

The parameters given in *Table 24* to *Table 28* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18*.

Table 24. Typical and maximum current consumption from  $V_{DD}$  supply at  $V_{DD}$  = 3.6V

					periphe		abled		periphe		abled				
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T	M	ах. @ Т	A <sup>(1)</sup>	T	М	ах. @ Т	A <sup>(1)</sup>	Unit			
				Тур.	25 °C	85 °C	105 °C	Тур.	25 °C	85 °C	105 °C				
			72 MHz	71.4	77.9	79.1	80.0	27.1	32.2	32.4	32.4				
			64 MHz	63.9	70.6	71.3	71.5	24.2	27.0	27.5	27.7				
		External	48 MHz	49.5	56.6	57.1	57.7	18.7	21.4	21.6	21.9				
		clock (HSE	32 MHz	34.0	38.6	38.9	39.2	12.9	14.6	14.9	15.9				
	Supply	bypass)	24 MHz	25.9	30.2	30.4	30.6	10.0	11.1	11.2	12.3				
	current in Run mode,		8 MHz	9.3	14.1	14.3	14.4	3.3	4.0	4.4	5.1				
	executing		1 MHz	3.5	8.9	9.1	9.5	0.7	0.9	1.0	1.2				
	from Flash		64 MHz	61.6	68.1	68.8	70.1	24.1	27.0	27.1	27.2				
		Internal clock (HSI)	48 MHz	48.1	54.6	54.8	55.1	18.6	21.6	21.7	21.9				
			32 MHz	33.3	37.8	37.9	38.0	12.7	14.4	14.9	16.0				
			24 MHz	25.7	29.8	29.8	30.0	10.0	11.1	11.2	12.3	mA			
			8 MHz	9.7	12.2	12.3	12.8	3.4	3.8	4.2	5.0				
I <sub>DD</sub>			72 MHz	71.3	77.8 <sup>(2)</sup>	78.7	78.9 <sup>(2)</sup>	27.6	32.1 <sup>(2)</sup>	32.2	32.3 <sup>(2)</sup>				
			64 MHz	63.8	70.5	70.7	70.9	24.5	27.2	27.6	27.7				
		External	48 MHz	49.3	56.5	56.9	57.4	18.1	21.6	21.8	21.8				
		clock (HSE	32 MHz	33.9	37.7	37.9	38.0	12.9	14.9	14.9	15.9				
	Supply	bypass)	24 MHz	25.8	28.8	29.0	29.2	9.8	11.1	11.3	11.5				
	current in Run mode, executing from RAM		8 MHz	9.0	13.2	13.3	13.8	3.2	3.6	4.0	4.6				
		executing	executing	executing		1 MHz	3.2	7.6	7.8	8.0	0.3	0.4	8.0	1.2	
			64 MHz	61.3	66.9	67.3	67.8	24.1	26.9	27.0	27.1				
			48 MHz	48.0	52.4	52.6	53.1	19.1	21.6	21.6	22.1				
		Internal clock (HSI)	32 MHz	33.1	35.6	35.8	36.6	12.6	14.8	14.9	15.9				
		Cle	Clock (HSI)	24 MHz	25.6	28.5	28.7	28.8	9.8	11.1	11.3	11.5			
			8 MHz	9.7	11.6	11.6	11.7	3.0	3.1	4.1	4.7				



Table 24. Typical and maximum current consumption from  $V_{DD}$  supply at  $V_{DD}$  = 3.6V (continued)

				All	periphe	rals en	abled	All	periphe	erals dis	sabled			
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Tun	M	ах. @ Т	A <sup>(1)</sup>	Tun	М	ах. @ Т	A <sup>(1)</sup>	Unit		
				Тур.	25 °C	85 °C	105 °C	Тур.	25 °C	85 °C	105 °C			
			72 MHz	55.5	58.7 <sup>(2)</sup>	61.1	61.9 <sup>(2)</sup>	7.0	7.3 <sup>(2)</sup>	8.4	8.5 <sup>(2)</sup>			
			64 MHz	49.8	52.7	54.5	54.8	6.3	6.7	7.0	7.8			
		External	48 MHz	38.5	40.6	41.7	41.8	4.6	5.1	5.6	5.9			
	clock (HSE	bypass) nt in by	32 MHz	26.9	28.8	29.2	29.5	3.0	3.3	4.0	4.5			
	Supply current in		24 MHz	19.1	23.2	23.7	23.9	2.4	2.5	3.2	3.8			
	Sleep mode,		8 MHz	7.1	11.5	11.7	11.9	0.6	0.9	1.2	2.1	mA		
I <sub>DD</sub>	executing		1 MHz	3.0	7.4	7.7	7.9	0.3	0.3	0.4	1.2	IIIA		
	from Flash or RAM		64 MHz	47.7	52.4	52.6	52.8	5.4	6.5	6.8	7.5			
	or RAM	or KAM	or RAM	M	48 MHz	35.0	40.4	40.6	40.8	4.3	4.7	5.2	5.7	
		CIOCK (HSI)	32 MHz	23.7	27.7	28.3	28.8	2.9	3.1	3.2	4.4			
			24 MHz	18.5	23.8	24.0	24.2	1.3	1.7	2.2	2.7			
			8 MHz	7.5	9.6	9.7	9.7	0.5	0.7	1.1	2.0			

<sup>1.</sup> Data based on characterization results, not tested in production unless otherwise specified.

Table 25. Typical and maximum current consumption from the  $V_{\text{DDA}}$  supply

					V <sub>DDA</sub>	= 2.4 V	,		V <sub>DDA</sub>	= 3.6 \	/	
Symbol	Parameter	Conditions (1)	f <sub>HCLK</sub>	HCLK Typ	Ma	Max. @ T <sub>A</sub> <sup>(2)</sup>			Max. @ T <sub>A</sub> <sup>(2)</sup>			Unit
				Тур.	25 °C	85 °C	105 °C	Тур.	25 °C	85 °C	105 °C	
			72 MHz	224	252 <sup>(3)</sup>	265	269 <sup>(3)</sup>	245	272 <sup>(3)</sup>	288	295 <sup>(3)</sup>	
			64 MHz	196	225	237	241	214	243	257	263	
			48 MHz	147	174	183	186	159	186	196	201	
Supply	HSE bypass	32 MHz	100	126	133	135	109	133	142	145		
	current in	rrent in mode, code	24 MHz	79	102	107	108	85	108	113	116	
1	Run mode,		8 MHz	3	5	5	6	4	6	6	7	μΑ
I <sub>DDA</sub>	executing		1 MHz	3	5	5	6	3	5	6	6	μΛ
	from Flash		64 MHz	259	288	304	309	285	315	332	338	
	or RAM		48 MHz	208	239	251	254	230	258	271	277	
		HSI clock	32 MHz	162	190	198	202	179	206	216	219	
			24 MHz	140	168	175	178	155	181	188	191	
			8 MHz	62	85	88	89	71	94	96	98	

<sup>2.</sup> Data based on characterization results and tested in production with code executing from RAM.

- Current consumption from the V<sub>DDA</sub> supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off, I<sub>DDA</sub> is independent from the frequency.
- 2. Data based on characterization results, not tested in production.
- 3. Data based characterization results and tested in production with code executing from RAM.

Table 26. Typical and maximum  $V_{DD}$  consumption in Stop and Standby modes

	Doromotor	Conditions		Тур. (	@V <sub>DD</sub>	(V <sub>DD</sub> =\	/ <sub>DDA</sub> )					
Symbol	Parameter	Conditions	2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
	Supply	Regulator in run mode, all oscillators OFF	17.51	17.68	17.84	18.17	18.57	19.39	30.6	232.5	612.2	
I <sub>DD</sub>	otop mode	Regulator in low-power mode, all oscillators OFF	6.44	6.51	6.60	6.73	6.96	7.20	20.0	246.4	585.0	μA
	1- 1- 7	LSI ON and IWDG ON	0.73	0.89	1.02	1.14	1.28	1.44	ı	-	-	
	current in Standby mode	LSI OFF and IWDG OFF	0.55	0.66	0.75	0.85	0.93	1.01	4.9	7.0	7.9	

<sup>1.</sup> Data based on characterization results, not tested in production unless otherwise specified.

Note: The total current consumption is the sum of  $I_{DD}$  and  $I_{DDA}$ .

Table 27.  $^{(1)}$ Typical and maximum  $V_{DDA}$  consumption in Stop and Standby modes

		O and distance			Тур. 🤄	)V <sub>DD</sub> (	V <sub>DD</sub> =	V <sub>DDA</sub> )	١		Max. <sup>(2)</sup>		
Symbol	Symbol Parameter		Conditions	2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
	Supply current in Stop mode	g C	Regulator in run/low- power mode, all oscillators OFF	1.67	1.79	1.91	2.04	2.19	2.35	2.5	5.9	6.2	
	Supply	nonitorin	LSI ON and IWDG ON	2.06	2.24	2.41	2.60	2.80	3.04	į	-	-	
	current in Standby mode	DA I	LSI OFF and IWDG OFF	1.54	1.68	1.78	1.92	2.06	2.22	2.6	3.0	3.8	μA
I <sub>DDA</sub>	Supply current in Stop mode	O gui	Regulator in run/low- power mode, all oscillators OFF	0.97	0.99	1.03	1.07	1.14	1.22	-	-	-	μА
	Supply	monitor	LSI ON and IWDG ON	1.36	1.44	1.52	1.62	1.76	1.91	ı	-	1	
	current in Standby mode	Ψ	LSI OFF and IWDG OFF	0.86	0.88	0.91	0.95	1.03	1.09	-	-	-	

<sup>1.</sup> The total current consumption is the sum of  $I_{DD}$  and  $I_{DDA}$ .


<sup>2.</sup> Data based on characterization results, not tested in production.

Table 28. Typical and maximum current consumption from V<sub>BAT</sub> supply

	Para	/4\				Тур.@	V <sub>BAT</sub>				وV <sub>ا</sub>			
Symbol	meter	(1)	1.65V	1.8V	2V	2.4V	2.7V	3V	3.3V	3.6V	T <sub>A</sub> = 25°C	T <sub>A</sub> = 85° C	T <sub>A</sub> = 105°C	Unit
	Backup domain	LSE & RTC ON; "Xtal mode" lower driving capability; LSEDRV[1: 0] = '00'	0.42	0.44	0.47	0.54	0.60	0.66	0.74	0.82	-	-	-	
I <sub>DD_VBAT</sub>	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1: 0] = '11'	0.71	0.74	0.77	0.85	0.91	0.98	1.06	1.16	-	-	-	μΑ

- 1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.
- 2. Data based on characterization results, not tested in production.

Figure 12. Typical V<sub>BAT</sub> current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')



# **Typical current consumption**

The MCU is placed under the following conditions:

- V<sub>DD</sub> = V<sub>DDA</sub> = 3.3 V
- All I/O pins available on each package are in analog input configuration
- The Flash access time is adjusted to f<sub>HCLK</sub> frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash prefetch is ON
- When the peripherals are enabled,  $f_{APB1} = f_{AHB/2}$ ,  $f_{APB2} = f_{AHB}$
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8,16 and 64 is used for the frequencies 4 MHz, 2 MHz, 1 MHz, 500 kHz and 125 kHz respectively.



Table 29. Typical current consumption in Run mode, code with data processing running from Flash

Symbol				Ту	/p.		
	Parameter	Conditions f <sub>HCLK</sub>		Peripherals enabled	Peripherals disabled	Unit	
				72 MHz	70.6	25.2	
			64 MHz	60.3	22.6		
			48 MHz	46.0	17.3		
			32 MHz	31.3	12.0	$\dashv$	
			24 MHz	25.0	9.3		
	Supply current in Run mode from		16 MHz	16.2	6.5	mA	
I <sub>DD</sub>	V <sub>DD</sub> supply		8 MHz	8.4	3.55	IIIA	
	י ייי סט		4 MHz	4.75	2.21		
			2 MHz	2.81	1.52		
			1 MHz	1.82	1.17		
		Running from HSE crystal clock 8 MHz, 500 kHz 125 kHz	1.34	0.94	_		
			125 kHz	0.93	0.82		
		code executing from	72 MHz	240.0	234.0		
		Flash	64 MHz	209.9	208.6		
			48 MHz	154.5	153.5		
			32 MHz	104.1	103.6		
			24 MHz	80.2	80.0		
I <sub>DDA</sub> <sup>(1) (2)</sup>	Supply current in Run mode from		16 MHz	56.8	56.6		
IDDA (17 (=7	V <sub>DDA</sub> supply		8 MHz	1.14	1.14	μA	
	- DDA SSPE.)		4 MHz	1.14	1.14		
			2 MHz	1.14	1.14	<u>-</u>	
			1 MHz	1.14	1.14		
			500 kHz	1.14	1.14		
			125 kHz	1.14	1.14		

<sup>1.</sup>  $V_{DDA}$  monitoring is OFF.

Note: The total current consumption is the sum of  $I_{DD}$  and  $I_{DDA}$ .

<sup>2.</sup> When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

Table 30. Typical current consumption in Sleep mode, code running from Flash or RAM

Symbol				Ту	/p.		
	Parameter	Conditions	f <sub>HCLK</sub>	Peripherals enabled	Peripherals disabled	Unit	
			72 MHz	51.8	6.3		
			64 MHz	46.4	5.7		
			48 MHz	35.0	4.40		
			32 MHz	23.7	3.13		
			24 MHz	18.0	2.49		
ı	Supply current in Sleep mode from		16 MHz	12.2	1.85		
I <sub>DD</sub>	V <sub>DD</sub> supply		8 MHz	6.2	0.99	- mA	
	00 11 7		4 MHz	3.68	0.88		
		Running from HSE crystal clock 8 MHz,	2 MHz	2.26	0.80		
			1 MHz	1.55	0.76		
			500 kHz	1.20	0.74		
			125 kHz	0.89	0.72		
		code executing from	72 MHz	239.0	236.7		
		Flash or RAM	64 MHz	209.4	207.8	1	
			48 MHz	154.0	152.9		
			32 MHz	103.7	103.2		
			24 MHz	80.1	79.8		
I <sub>DDA</sub> <sup>(1) (2)</sup>	Supply current in		16 MHz	56.7	56.6		
IDDA ( ) ( -)	Sleep mode from V <sub>DDA</sub> supply		8 MHz	1.14	1.14	μA	
	DDA 113		4 MHz	1.14	1.14	- - - -	
			2 MHz	1.14	1.14		
			1 MHz	1.14	1.14		
			500 kHz	1.14	1.14		
1			125 kHz	1.14	1.14		

<sup>1.</sup> V<sub>DDA</sub> monitoring is OFF.

### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 48: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.



When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 32: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load  $V_{DD}$  is the MCU supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_{S}$ 

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 31. Switching output I/O current consumption

Symbol	Parameter	Conditions <sup>(1)</sup>	I/O toggling frequency (f <sub>SW</sub> )	Тур.	Unit
			2 MHz	0.90	
		V <sub>DD</sub> = 3.3 V	4 MHz	0.93	
		C <sub>ext</sub> = 0 pF	8 MHz	1.16	
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.60	
			36 MHz	2.51 0.93 1.06 1.47	
		2 MHz 0.93 V <sub>DD</sub> = 3.3 V 4 MHz 1.06			
	V <sub>DD</sub> = 3.3 V	4 MHz	1.06		
		$C_{\text{ext}} = 10 \text{ pF}$	8 MHz	1.47	
С	$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	2.26		
			36 MHz	3.39	mA
			2 MHz	1.03	
		V <sub>DD</sub> = 3.3 V	4 MHz	1.30	
I <sub>SW</sub>	I/O current consumption	C .= 22 nF	8 MHz	1.79	
	Concumption		18 MHz	3.01	
			36 MHz	5.99	
			2 MHz	1.10	
		V <sub>DD</sub> = 3.3 V C <sub>ext</sub> = 33 pF 8 MHz	4 MHz	1.31	
			2.06		
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	3.47	-
			36 MHz	8.35	
			2 MHz	1.20	
		V <sub>DD</sub> = 3.3 V	4 MHz	1.54	
		$C_{\text{ext}} = 47 \text{ pF}$	8 MHz	2.46	
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	4.51	
			36 MHz	9.98	

<sup>1.</sup> CS = 5 pF (estimated value).



# On-chip peripheral current consumption

The MCU is placed under the following conditions:

- all I/O pins are in analog input configuration
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- ambient operating temperature at 25°C and V<sub>DD</sub> = V<sub>DDA</sub> = 3.3 V

Table 32. Peripheral current consumption

Tuble 0	Typical consumption (1)	
Peripheral	Typical consumption 7	Unit
	I <sub>DD</sub>	
BusMatrix (2)	11.1	
DMA1	8.0	
CRC	2.1	
GPIOA	8.7	
GPIOB	8.4	
GPIOC	8.4	
GPIOD	2.6	
GPIOF	1.7	
TSC	4.7	
ADC1&2	17.4	
APB2-Bridge (3)	3.3	
SYSCFG	4.2	
HRTIM1	32.3	
TIM1	8.2	
USART1	20.3	
TIM15	13.8	0 /0 /1   -
TIM16	9.7	— μA/MHz
TIM17	10.3	
HRTIM	324.2	
APB1-Bridge (3)	5.3	
TIM2	43.4	
TIM3	34.0	
TIM6	9.7	
TIM7	10.3	
WWDG	6.9	
USART2	18.8	
USART3	19.1	
I2C1	13.3	
CAN	31.3	
PWR	4.7	
DAC	15.4	
DAC2	8.6	

<sup>1.</sup> The power consumption of the analog part (I<sub>DDA</sub>) of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

<sup>2.</sup> BusMatrix is automatically active when at least one master is ON (CPU or DMA1).



3. The APBx bridge is automatically active when at least one peripheral is ON on the same bus.



# 6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 33* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep mode: the wakeup event is WFE.
- WKUP1 (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

Table 33. Low-power mode wakeup timings

Symbol	Parameter	Conditions		Тур	o. <b>@V</b> dd,	$V_{DD} = V$	DDA		Max.	Unit
Symbol	Farameter	Conditions	2.0 V	2.4 V	2.7 V	3 V	3.3 V	3.6 V	IVIAX.	Onic
t <sub>WUSTOP</sub>	Wakeup from	Regulator in run mode	4.3	4.1	4.0	3.9	3.8	3.7	4.5	
	Stop mode	Regulator in low-power mode	7.8	6.7	6.1	5.9	5.5	5.3	9	μs
t <sub>WUSTANDBY</sub> (1)	Wakeup from Standby mode	LSI and IWDG OFF	74.4	64.3	60.0	56.9	54.3	51.1	103	
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	-		6				-	CPU clock cycles	

<sup>1.</sup> Data based on characterization results, not tested in production.

#### 6.3.7 External clock source characteristics

# High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 13*.

Table 34. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>HSE_ext</sub>	User external clock source frequency <sup>(1)</sup>		1	8	32	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		0.7V <sub>DD</sub>	-	$V_{DD}$	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		$V_{SS}$	-	0.3V <sub>DD</sub>	V
t <sub>w(HSEH)</sub>	OSC_IN high or low time <sup>(1)</sup>		15	-	-	ns
$\begin{array}{c} t_{r(\text{HSE})} \\ t_{f(\text{HSE})} \end{array}$	OSC_IN rise or fall time <sup>(1)</sup>		-	-	20	115

<sup>1.</sup> Guaranteed by design, not tested in production.

Figure 13. High-speed external clock source AC timing diagram



### Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 14* 

Table 35. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>LSE_ext</sub>	User External clock source frequency <sup>(1)</sup>		-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	$V_{DD}$	>
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
$t_{w(LSEH)} \ t_{w(LSEL)}$	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ns
$\begin{array}{c} t_{r(\text{LSE})} \\ t_{f(\text{LSE})} \end{array}$	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	110

<sup>1.</sup> Guaranteed by design, not tested in production.

Figure 14. Low-speed external clock source AC timing diagram



#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Min.<sup>(2)</sup> Max.<sup>(2)</sup> Conditions<sup>(1)</sup> Unit **Symbol Parameter** Typ. Oscillator frequency 4 8 32 MHz fosc in 200  $R_{F}$ Feedback resistor  $k\Omega$ During startup<sup>(3)</sup> 8.5  $V_{DD}$ = 3.3 V, Rm= 30 $\Omega$ , 0.4 CL=10 pF@8 MHz V<sub>DD</sub>= 3.3 V, Rm= 45Ω, 0.5 CL=10 pF@8 MHz HSE current consumption mΑ  $I_{DD}$ V<sub>DD</sub>= 3.3 V, Rm= 30Ω 0.8 CL=10 pF@32 MHz V<sub>DD</sub>= 3.3 V, Rm= 30Ω 1 CL=10 pF@32 MHz V<sub>DD</sub>= 3.3 V, Rm= 30Ω 1.5 CL=10 pF@32 MHz mA/V Oscillator transconductance Startup 10  $g_{m}$  $t_{\rm SU(HSE)}^{(4)}$ 2 Startup time V<sub>DD</sub> is stabilized ms

Table 36. HSE oscillator characteristics



<sup>1.</sup> Resonator characteristics given by the crystal/ceramic resonator manufacturer.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>3.</sup> This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time.

<sup>4.</sup> t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 15*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 15. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in Table 37. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 37	LSF	oscillator	characteristics	(f =	32 768 kHz)
Table 31.	LJE	OSCIIIALUI	CHALACIEL 1211C2	(11 65 -	32.700 KHZ1

Symbol	Parameter	Conditions <sup>(1)</sup>	Min. <sup>(2)</sup>	Тур.	Max. <sup>(2)</sup>	Unit	
I <sub>DD</sub>	LSE current consumption	LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9		
		LSEDRV[1:0]=01 medium low driving capability	-	-	1	^	
		LSEDRV[1:0]=10 medium high driving capability	-	-	1.3	μA	
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6		
	Oscillator transconductance	LSEDRV[1:0]=00 lower driving capability	5	-	-		
<u> </u>		LSEDRV[1:0]=01 medium low driving capability	8	-	-		
9 <sub>m</sub>		LSEDRV[1:0]=10 medium high driving capability	15	-	-	μA/V	
		LSEDRV[1:0]=11 higher driving capability	25	-	-		
t <sub>SU(LSE)</sub> (3)	Startup time	V <sub>DD</sub> is stabilized	-	2	-	s	

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

DocID025409 Rev 1 72/126



<sup>2.</sup> Guaranteed by design, not tested in production.

 $t_{SU(LSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.




Figure 16. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

#### 6.3.8 Internal clock source characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18*.

## High-speed internal (HSI) RC oscillator

Table 38. HSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>HSI</sub>	Frequency		-	8	-	MHz
TRIM	HSI user trimming step		-	-	1 <sup>(2)</sup>	%
DuCy <sub>(HSI)</sub>	Duty cycle		45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
	Accuracy of the HSI oscillator (factory calibrated)	T <sub>A</sub> = -40 to 105 °C	-3.8 <sup>(3)</sup>	-	4.6 <sup>(3)</sup>	%
400		T <sub>A</sub> = -10 to 85 °C	$-2.9^{(3)}$	-	2.9 <sup>(3)</sup>	%
ACC <sub>HSI</sub>		T <sub>A</sub> = 0 to 70 °C	-	-	-	%
		T <sub>A</sub> = 25 °C	-1	-	1	%
t <sub>su(HSI)</sub>	HSI oscillator startup time		1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	μs
I <sub>DD(HSI)</sub>	HSI oscillator power consumption		-	80	100 <sup>(2)</sup>	μΑ

- 1.  $V_{DDA}$  = 3.3 V,  $T_{A}$  = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 17. HSI oscillator accuracy characterization results ACCHSI 3% MAX MIN -20 0 20 40 60 80 100 120 -2% -3% -4% TA [°C] -5% MS30985V2

1. The above curves are based on characterisation results, not tested in production.

## Low-speed internal (LSI) RC oscillator

Table 39. LSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Min.	Тур.	Max.	Unit
$f_{LSI}$	Frequency	30	40	50	kHz
t <sub>su(LSI)</sub> <sup>(2)</sup>	LSI oscillator startup time	-	-	85	μs
I <sub>DD(LSI)</sub> <sup>(2)</sup>	LSI oscillator power consumption	-	0.75	1.2	μΑ

<sup>1.</sup>  $V_{DDA}$  = 3.3 V,  $T_{A}$  = -40 to 105 °C unless otherwise specified.

## 6.3.9 PLL characteristics

The parameters given in *Table 40* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18*.

Table 40. PLL characteristics

Symbol	Parameter		Unit		
	Farameter	Min.	Тур.	Max.	Offic
f	PLL input clock <sup>(1)</sup>	1 <sup>(2)</sup>	-	24 <sup>(2)</sup>	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle	40 <sup>(2)</sup>	-	60 <sup>(2)</sup>	%
f <sub>PLL_OUT</sub>	PLL multiplier output clock	16 <sup>(2)</sup>	-	72	MHz
t <sub>LOCK</sub>	PLL lock time	-	-	200 <sup>(2)</sup>	μs
Jitter	Cycle-to-cycle jitter	-	-	300 <sup>(2)</sup>	ps

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f<sub>PLL\_OUT</sub>.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

# 6.3.10 Memory characteristics

## Flash memory

The characteristics are given at  $T_A$  = -40 to 105  $^{\circ}C$  unless otherwise specified.

Table 41. Flash memory characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max. <sup>(1)</sup>	Unit
t <sub>prog</sub>	16-bit programming time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	μs
t <sub>ERASE</sub>	Page (2 KB) erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
t <sub>ME</sub>	Mass erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
	Supply current	Write mode	-	-	10	mA
IDD		Erase mode	-	-	12	mA

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 42. Flash memory endurance and data retention

Symbol	Parameter Condition	Conditions	Value	Unit
Symbol		Conditions	Min. <sup>(1)</sup>	Offic
N <sub>END</sub>	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	kcycles
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Years
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20	

<sup>1.</sup> Data based on characterization results, not tested in production.

**47**/

<sup>2.</sup> Cycling performed over the whole temperature range.

#### 6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 43*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class  $V_{DD} = 3.3 \text{ V, LQFP64, } T_A = +25^{\circ}\text{C,}$ Voltage limits to be applied on any I/O pin to  $V_{\text{FESD}}$ f<sub>HCLK</sub> = 72 MHz 2B induce a functional disturbance conforms to IEC 61000-4-2  $V_{DD} = 3.3 \text{ V, LQFP64, } T_A = +25^{\circ}\text{C,}$ Fast transient voltage burst limits to be f<sub>HCLK</sub> = 72 MHz  $\mathsf{V}_{\mathsf{EFTB}}$ applied through 100 pF on V<sub>DD</sub> and V<sub>SS</sub> 4A pins to induce a functional disturbance conforms to IEC 61000-4-4

**Table 43. EMS characteristics** 

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

## **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

		100.0 =	0114140101101100		
Symbol	Parameter	Conditions	Monitored	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit
	Farameter	Conditions	frequency band	8/72 MHz	Oilit
	Peak level LQF	V <sub>DD</sub> = 3.6 V, T <sub>A</sub> =25 °C, LQFP64 package	0.1 to 30 MHz	5	
c			30 to 130 MHz	9	dΒμV
S <sub>EMI</sub>		compliant with IEC 61967-2	130 MHz to 1GHz	31	
		61967-2	SAE EMI Level	4	-

**Table 44. EMI characteristics** 

## 6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to JESD22-A114	2	2000	
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to JESD22-C101	II	250	V

Table 45. ESD absolute maximum ratings

<sup>1.</sup> Data based on characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 46. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

## 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu A/+0 \mu A$  range), or other functional failure (for example reset occurrence or oscillator frequency deviation). The test results are given in *Table 61*.



Table 47. I/O current injection susceptibility

		Functional s	usceptibility	
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	- 0	NA	
	Injected current on PC0, PC1, PC2, PC3 (TTa pins) and PF1 pin (FT pin) ,	-0	+5	
I <sub>INJ</sub>	Injected current on PA0, PA1, PA2, PA3, PA4, PA5, PA6, PA7, PC4, PC5, PB0, PB1, PB2, PB12, PB13, PB14, PB15 with induced leakage current on other pins from this group less than -100 µA or more than +900 µA		+5	mA
	Injected current on PB11, other TT, FT, and FTf pins	<b>-</b> 5	NA	
	Injected current on all other TC, TTa and RESET pins	<b>-</b> 5	+5	

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



# 6.3.14 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the conditions summarized in *Table 18*. All I/Os are CMOS and TTL compliant.

Table 48. I/O static characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		TT, TC and TTa I/O	-	-	0.3 V <sub>DD</sub> +0.07 <sup>(1)</sup>	
V <sub>IL</sub>	Low level input	FT and FTf I/O	-	-	0.475 V <sub>DD</sub> -0.2 <sup>(1)</sup>	
VIL	voltage	BOOT0	-	-	0.3 V <sub>DD</sub> -0.3 <sup>(1)</sup>	
		All I/Os except BOOT0	-	-	0.3 V <sub>DD</sub> <sup>(2)</sup>	V
		TTa and TT I/O	0.445 V <sub>DD</sub> +0.398 <sup>(1)</sup>	-	0.3 V <sub>DD</sub> +0.07 <sup>(1)</sup> 0.475 V <sub>DD</sub> -0.2 <sup>(1)</sup> 0.3 V <sub>DD</sub> -0.3 <sup>(1)</sup>	V
.,	High level input	FT and FTf I/O	0.5 V <sub>DD</sub> +0.2 <sup>(1)</sup>	-	-	
V <sub>IH</sub>	voltage	BOOT0	0.2 V <sub>DD</sub> +0.95 <sup>(1)</sup>	-	-	
		All I/Os except BOOT0	0.7 V <sub>DD</sub> <sup>(2)</sup>	-	-	
		TT, TC and TTa I/O	-	200 (1)	-	
$V_{hys}$	Schmitt trigger hysteresis	FT and FTf I/O	-	100 <sup>(1)</sup>	-	mV
		BOOT0	-	300 (1)	-	
		TC, FT, TT, FTf and TTa I/O in digital mode $V_{SS} \le V_{IN} \le V_{DD}$	-	-	±0.1	
		TTa I/O in digital mode V <sub>DD</sub> ≤V <sub>IN</sub> ≤V <sub>DDA</sub>	-	-	1	
I <sub>lkg</sub>	Input leakage current (3)	TTa I/O in analog mode V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DDA</sub>	-	-	0.2	μA
		FT and FTf I/O <sup>(4)</sup> V <sub>DD</sub> ≤V <sub>IN</sub> ≤5 V	-	-	10	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	25	40	55	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	25	40	55	kΩ
C <sub>IO</sub>	I/O pin capacitance		-	5	-	pF

<sup>1.</sup> Data based on design simulation.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).



<sup>2.</sup> Tested in production.


<sup>3.</sup> Leakage could be higher than the maximum value. if negative current is injected on adjacent pins. Refer to *Table 47: I/O current injection susceptibility*.


<sup>4.</sup> To sustain a voltage higher than  $V_{DD}$  +0.3 V, the internal pull-up/pull-down resistors must be disabled.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 18* and *Figure 19* for standard I/Os.

 $V_{IL}/V_{IH}(V)$ V<sub>IHmin</sub> = 0.445V<sub>DD</sub>+0.398 Based on design simulations  $V_{IHmin}\,2.0$ Tested in production V<sub>ILM</sub> = 0.3V<sub>DD</sub>+0.07 V<sub>ILM</sub> = 0.3V<sub>DD</sub>+0.07 Based on design simulations 1.3 Area not determined  $0.3V_{DD}$  $\begin{array}{c} V_{ILmax} \, 0.7 \\ 0.6 \end{array}$  $V_{DD}(V)$ 2.0 2.7 3.0 3.3 3.6 MS30255V2

Figure 18. TC and TTa I/O input characteristics - CMOS port





V<sub>IL</sub>/V<sub>IH</sub> (V)

2.0

CMOS standard requirements V<sub>I-train</sub> = 0.7 V<sub>DD</sub>

Tested in production

Area not determined

CMOS standard requirements V<sub>ILmax</sub> = 0.475V<sub>DD</sub>·0.2

V<sub>ILmax</sub> = 0.475V<sub>DD</sub>·0.2

V<sub>ILmax</sub> = 0.475V<sub>DD</sub>·0.2

V<sub>ILmax</sub> = 0.3V<sub>DD</sub>

V<sub>DD</sub> (V)


2.0

3.6

MS30257V2

Figure 20. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port





#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to  $\pm$ -20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on  $V_{DD,}$  plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub> cannot exceed the absolute maximum rating  $\Sigma I_{VDD}$  (see *Table 16*).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating  $\Sigma I_{VSS}$  (see *Table 16*).

#### Output voltage levels

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in Table 18. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub> = +8 mA 2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub> = +8 mA 2.7 V < V <sub>DD</sub> < 3.6 V	2.4	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +20 mA	-	1.3	V
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -1.3	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +6 mA	-	0.4	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	2 V < V <sub>DD</sub> < 2.7 V	V <sub>DD</sub> -0.4	-	
V <sub>OLFM+</sub> <sup>(1)(4)</sup>	Output low level voltage for an FTf I/O pin in FM+ mode	I <sub>IO</sub> = +20 mA 2.7 V < V <sub>DD</sub> < 3.6 V	-	0.4	

Table 49. Output voltage characteristics

4. Data based on design simulation.



The  $I_{|O}$  current sunk by the device must always respect the absolute maximum rating specified in *Table 16* and the sum of  $I_{|O|}$  (I/O ports and control pins) must not exceed  $\Sigma I_{|O(P|N)}$ .

<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in Table 16 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $\Sigma I_{IO(PIN)}$ .

#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 22* and *Table 64*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

Table 50. I/O AC characteristics<sup>(1)</sup>

OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min.	Max.	Unit	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	2 <sup>(3)</sup>	MHz	
x0	t <sub>f(IO)out</sub>	Output high to low level fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2 V to 3.6 V	-	125 <sup>(3)</sup>	ns	
	t <sub>r(IO)out</sub>	Output low to high level rise time	- C <sub>L</sub> = 30 μ, ν <sub>DD</sub> = 2 ν to 3.0 ν	-	125 <sup>(3)</sup>	113	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2 V to 3.6 V	-	10 <sup>(3)</sup>	MHz	
01	t <sub>f(IO)out</sub>	Output high to low level fall time	-C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2 V to 3.6 V	-	25 (3)	no	
	t <sub>r(IO)out</sub>	Output low to high level rise time	-C <sub>L</sub> = 50 pr, ν <sub>DD</sub> = 2 v to 3.6 v	-	25 (3)	ns	
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	50 <sup>(3)</sup>	MHz	
	f <sub>max(IO)out</sub>	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	30 <sup>(3)</sup>	MHz
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2 V to 2.7 V	-	20 <sup>(3)</sup>	MHz	
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	5 <sup>(3)</sup>		
11		Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	8 <sup>(3)</sup>		
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	-	12 <sup>(3)</sup>	ns	
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	5 <sup>(3)</sup>	113	
	$t_{r(IO)out}$	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	8 <sup>(3)</sup>		
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	1	12 <sup>(3)</sup>		
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>		-	2 <sup>(4)</sup>	MHz	
FM+ configuration <sup>(4)</sup>	t <sub>f(IO)out</sub>	Output high to low level fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2 V to 3.6 V	-	12 <sup>(4)</sup>	ne	
oomigaration ?	t <sub>r(IO)out</sub>	Output low to high level rise time		-	34 <sup>(4)</sup>	- ns	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10 <sup>(3)</sup>	1	ns	

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0364 reference manual for a description of GPIO Port configuration register.

<sup>4.</sup> The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the RM0364 reference manual for a description of FM+ I/O mode configuration.



<sup>2.</sup> The maximum frequency is defined in *Figure 22*.

<sup>3.</sup> Guaranteed by design, not tested in production.




Figure 22. I/O AC characteristics definition

## 6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see *Table 48*).

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage		-	-	0.3V <sub>DD</sub> + 0.07 <sup>(1)</sup>	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	-	0.445V <sub>DD</sub> + 0.398 <sup>(1)</sup>	-	-	V
V <sub>hys(NRST)</sub>	ys(NRST) NRST Schmitt trigger voltage hysteresis		-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	25	40	55	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST Input filtered pulse	-	-	-	100 <sup>(1)</sup>	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST Input not filtered pulse	-	500 <sup>(1)</sup>	-	-	ns

Table 51. NRST pin characteristics

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 23. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 51. Otherwise the reset will not be taken into account by the device.

# 6.3.16 High-resolution timer (HRTIM)

The parameters given in *Table 52* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18*.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
т	Timer ambient	f <sub>HRTIM</sub> =144MHz <sup>(1)</sup>	-40	-	105	°C
T <sub>A</sub>	temperature range	f <sub>HRTIM</sub> =128MHz <sup>(2)</sup>	-10	-	105	°C
f <sub>HRTIM</sub>	HRTIM input clock	As per T <sub>A</sub> conditions	128	-	144	MHz
t <sub>HRTIM</sub>	for DLL calibration	As per 1 <sub>A</sub> conditions	6.9	-	7.8	ns
	Timer resolution	f <sub>HRTIM</sub> =144MHz <sup>(1)</sup> , TA from -40 to 105°C	-	217	-	ps
t <sub>RES(HRTIM)</sub>	time	f <sub>HRTIM</sub> =128MHz <sup>(2)</sup> ,TA from -10 to 105°C	-	244	-	ps
t <sub>SK(x1-x2)</sub> (3)	Skew between 2 output channels of same timer unit	HRTIM_CHx1 versus HRTIM_CHx2	-	-	TBD	ps
t <sub>SK(x1-y1)</sub> <sup>(3)</sup>	Skew between 2 output channels of 2 timer units	HRTIM_CHx1 versus HRTIM_CHy1	-	-	TBD	ps
Res <sub>HRTIM</sub>	Timer resolution	-	-	-	16	bit
	Dead time	-	0.125	-	16	t <sub>HRTIM</sub>
t <sub>DTG</sub>	generator clock period	f <sub>HRTIM</sub> =144MHz <sup>(1)</sup>	0.868	-	111.10	ns
t <sub>DTR / </sub> t <sub>DTF </sub>	Dead time range	-	-	-	511	$t_{\rm DTG}$
max	(absolute value)	f <sub>HRTIM</sub> =144MHz <sup>(1)</sup>	-	-	56.77	μs
f	Chopper stage	-	1/256	-	1/16	f <sub>HRTIM</sub>
f <sub>CHPFRQ</sub>	clock frequency	f <sub>HRTIM</sub> =144MHz <sup>(1)</sup>	0.562	-	9	MHz

Table 52. HRTIM1 characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t	Chopper first	-	16	-	256	t <sub>HRTIM</sub>
<sup>L</sup> 1STPW	pulse length	f <sub>HRTIM</sub> =144MHz <sup>(1)</sup>	0.111	-	1.77	μs

- Using HSE with 8MHz XTAL as clock source, configuring PLL to get PLLCLK=144MHz, and selecting PLLCLKx2 as HRTIM clock source. (Refer to Reset and clock control section in RM0364.)
- 2. Using HSI (internal 8MHz RC oscillator), configuring PLL to get PLLCLK=128MHz, and selecting PLLCLKx2 as HRTIM clock source. (Refer to Reset and clock control section in RM0364.
- 3. Guaranteed by design, not tested in production.

Table 53. HRTIM output response to fault protection<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур.	Max. (2)	Unit
t <sub>LAT(DF)</sub>	Digital fault response latency	Propagation delay from HRTIM1_FLTx digital input to HRTIM_CHxy output pin	-	12	25	
t <sub>W(FLT)</sub>	Minimum Fault pulse width	-	12.5	-	-	ns
t <sub>LAT(AF)</sub>	Analog fault response latency	Propagation delay from comparator COMPx_INP input pin to HRTIM_CHxy output pin	-	25	43	

- 1. Refer to Fault paragraph in HRTIM section of RM0364.
- 2. Data based on characterization results, not tested in production

Table 54. HRTIM output response to external events 1 to 5 (Low Latency mode<sup>(1)</sup>)

					Max.	<u>, , , , , , , , , , , , , , , , , , , </u>
Symbol	Parameter	Conditions	Min	Тур.	(2)	Unit
t <sub>LAT(DEEV)</sub>	Digital external event response latency	Propagation delay from HRTIM1_EEVx digital input to HRTIM_CHxy output pin (30pF load)	-	12	25	ns
t <sub>W(FLT)</sub>	Minimum external event pulse width	-	12.5	-	-	ns
t <sub>LAT(AEEV)</sub>	Analog external event response latency	Propagation delay from comparator COMPx_INP input pin to HRTIM_CHxy output pin (30pF load)	-	25	43	ns
T <sub>JIT(EEV)</sub>	External event response jitter	Jitter of the delay from HRTIM1_EEVx digital input or COMPx_INP input pin to HRTIM_CHxy output pin	-	-	0	t <sub>HRTIM</sub> (3)
T <sub>JIT(PW)</sub>	Jitter on output pulse width in response to an external event	-	-	-	1	t <sub>HRTIM</sub> (3)

EExFAST bit in HRTIM\_EECR1 register is set (Low Latency mode). This functionality is available on external events channels 1 to 5. Refer to Latency to external events paragraph in HRTIM section of RM0364.

2. Data based on characterization results, not tested in production.



3. T<sub>HRTIM</sub> = 1 / f<sub>HRTIM</sub> with f<sub>HRTIM</sub>= 144 MHz or f<sub>HRTIM</sub> = 128 MHZ depending on the clock controller configuration. (Refer to Reset and clock control section in RM0364.)

Table 55. HRTIM output response to external events 1 to 10 (Synchronous mode <sup>(1)</sup>)

Symbol	Parameter	Conditions	Min.	Тур.	Max. (2)	Unit
T <sub>PROP(HRTI</sub>	External event response latency in HRTIM	HRTIM internal propagation delay (3)	6	-	7	t <sub>HRTIM</sub>
t <sub>LAT(DEEV)</sub>	Digital external event response latency	Propagation delay from HRTIM1_EEVx digital input to HRTIM_CHxy output pin (30pF load) (4)	-	61	72	ns
t <sub>LAT(AEEV)</sub>	Analog external event response latency	Propagation delay from COMPx_INP input pin to HRTIM_CHxy output pin (30pF load) (4)	-	81	94	ns
t <sub>W(FLT)</sub>	Minimum external event pulse width	-	12.5	-	-	ns
T <sub>JIT(EEV)</sub>	External event response jitter	Jitter of the delay from HRTIM1_EEVx digital input or COMPx_INP to HRTIM_CHxy output pin	-	-	1	t <sub>HRTIM</sub>
T <sub>JIT(PW)</sub>	Jitter on output pulse width in response to an external event	-	-	-	0	t <sub>HRTIM</sub>

EEXFAST bit in HRTIM\_EECR1 or HRTIM\_EECR2 register is cleared (synchronous mode). External event filtering is disabled, i.e. EEXF[3:0]=0000 in HRTIM\_EECR2 register. Refer to Latency to external events paragraph in HRTIM section of RM0364.

- 2. Data based on characterization results, not tested in production.
- 3. This parameter does not take into account latency introduced by GPIO or comparator. Refer to DEERL or SACRL parameter for complete latency.
- 4. This parameter is given for  $f_{HRTIM}$  = 144 MHz.
- T<sub>HRTIM</sub> = 1 / f<sub>HRTIM</sub> with f<sub>HRTIM</sub> = 144 MHz or f<sub>HRTIM</sub> = 128 MHZ depending on the clock controller configuration. (Refer to Reset and clock control section in RM0364.)

Table 56. HRTIM synchronization input / output<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>W(SYNCI</sub> N)	Minimum pulse width on SYNCIN inputs, including HRTIM1_SCIN	-	2	-	-	t <sub>HRTIM</sub>
t <sub>LAT(DF)</sub>	Response time to external synchronization request	-	-	-	1	t <sub>HRTIM</sub>
	Pulse width on HRTIM1_SCOUT output	-	-	16	ı	t <sub>HRTIM</sub>
t <sub>LAT(AF)</sub>		f <sub>HRTIM</sub> =144 MHz	-	111.1	-	ns

1. Guaranteed by design, not tested in production.



## 6.3.17 Timer characteristics

The parameters given in *Table 57* are guaranteed by design.

Refer to *Section 6.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 57. TIMx<sup>(1)(2)</sup> characteristics

Symbol	Parameter	Conditions	Min.	Max.	Unit
			1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	f <sub>TIMxCLK</sub> = 72 MHz (except TIM1)	13.9	-	ns
		f <sub>TIM1CLK</sub> = 144 MHz	6.95	-	ns
f	Timer external clock		0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 72 MHz	0	36	MHz
Pos	Timer resolution	TIMx (except TIM2)	-	16	bit
Res <sub>TIM</sub>	Timer resolution	TIM2	-	32	Dit
			1	65536	t <sub>TIMxCLK</sub>
t <sub>COUNTER</sub>	16-bit counter clock period	f <sub>TIMxCLK</sub> = 72 MHz (except TIM1)	0.0139	910	μs
		f <sub>TIM1CLK</sub> = 144 MHz	0.0069	455	μs
			-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	Maximum possible count with 32-bit counter	f <sub>TIMxCLK</sub> = 72 MHz	-	59.65	s
		f <sub>TIM1CLK</sub> = 144 MHz	-	29.825	s

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM15, TIM16 and TIM17 timers.



<sup>2.</sup> Guaranteed by design, not tested in production.

Table 58. IWDG min./max. timeout period at 40 kHz (LSI) (1)

Prescaler divider	PR[2:0] bits	Min. timeout (ms) RL[11:0]= 0x000	Max. timeout (ms) RL[11:0]= 0xFFF
/4	0	0.1	409.6
/8	1	0.2	819.2
/16	2	0.4	1638.4
/32	3	0.8	3276.8
/64	4	1.6	6553.6
/128	5	3.2	13107.2
/256	7	6.4	26214.4

These timings are given for a 40 kHz clock but the microcontroller's internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 59. WWDG min./max. timeout value at 72 MHz (PCLK)<sup>(1)</sup>

Prescaler	WDGTB	Min. timeout value	Max. timeout value
1	0	0.05687	3.6409
2	1	0.1137	7.2817
4	2	2 0.2275	14.564
8	3	0.4551	29.127

<sup>1.</sup> Guaranteed by design, not tested in production.



#### 6.3.18 Communications interfaces

## I<sup>2</sup>C interface characteristics

The I2C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/O characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 60. I2C analog filter characteristics<sup>(1)</sup>

Symbol Parameter		Min.	Max.	Unit	
	t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter.	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with width below  $t_{AF}(min.)$  are filtered.
- 3. Spikes with width above  $t_{AF}(max.)$  are not filtered.

**47**/

#### SPI characteristics

Unless otherwise specified, the parameters given in *Table 52* for SPI are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 18: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 61. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode 2.7 <v<sub>DD&lt;3.6</v<sub>			24	
		Master mode 2 <v<sub>DD&lt;3.6</v<sub>			18	
f <sub>SCK</sub>	SPI clock frequency	Slave mode 2 <v<sub>DD&lt;3.6</v<sub>	-	_	24	MHz
1/t <sub>c(SCK)</sub>		Slave mode transmitter/full duplex 2 <v<sub>DD&lt;3.6</v<sub>			18 <sup>(2)</sup>	
DuCy(sck)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input setup time	Master mode	0	-	-	
t <sub>su(SI)</sub>	Data Input Setup time	Slave mode	3	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	5	-	-	
t <sub>h(SI)</sub>	Data Input noid time	Slave mode	1	-	-	ns
t <sub>a(SO)</sub>	Data output access time	Slave mode	10	-	40	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	10	-	17	
+		Slave mode 2.7 <v<sub>DD&lt;3.6V</v<sub>	-	12	20	
t <sub>v(SO)</sub>	Data output valid time	Slave mode 2 <v<sub>DD&lt;3.6V</v<sub>	-	12	27.5	
t <sub>v(MO)</sub>		Master mode	-	1.5	5	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	7.5	-	-	
t <sub>h(MO)</sub>	Data output fiold time	Master mode	0	-	-	

<sup>1.</sup> Data based on characterization results, not tested in production.



Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%.






Figure 24. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L$  = 30 pF.




Figure 26. SPI timing diagram - master mode<sup>(1)</sup>

- 1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L = 30 \text{ pF}$ .
  - 1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L$ =30 pF.
  - LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.
  - 1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L$ =30 pF.
  - 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

## CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN TX and CAN RX).

#### 6.3.19 ADC characteristics

Unless otherwise specified, the parameters given in *Table 62* to *Table 65* are guaranteed by design, with conditions summarized in *Table 18*.

**Table 62. ADC characteristics** 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>DDA</sub>	Analog supply voltage for ADC	-	2	-	3.6	V

Table 62. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Single ended mode, 5 MSPS,	-	1011.3	1172.0	
		Single ended mode, 1 MSPS	-	214.7	322.3	
	ADC current consumption	Single ended mode, 200 KSPS	-	54.7	81.1	
I <sub>DDA</sub>	(Figure 27)	Differential mode,5 MSPS,	-	1061.5	1243.6	μΑ
		Differential mode, 1 MSPS	-	246.6	337.6	
		Differential mode, 200 KSPS	-	56.4	83.0	
f <sub>ADC</sub>	ADC clock frequency	-	0.14 - 72		72	MHz
		Resolution = 12 bits, Fast Channel	0.01	-	5.14	
f <sub>S</sub> <sup>(1)</sup>	Sampling rate	Resolution = 10 bits, Fast Channel	0.012	-	6	MSPS
IS. 7		Resolution = 8 bits, Fast Channel	0.014	-	7.2	MOFO
		Resolution = 6 bits, Fast Channel	0.0175	-	9	
f <sub>TRIG</sub> <sup>(1)</sup>	External trigger frequency	f <sub>ADC</sub> = 72 MHz Resolution = 12 bits	-	-	5.14	MHz
11410		Resolution = 12 bits	-	-	14	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range <sup>(2)</sup>	-	0	-	$V_{DDA}$	V
R <sub>AIN</sub> <sup>(1)</sup>	External input impedance	-	-	-	100	kΩ
C <sub>ADC</sub> <sup>(1)</sup>	Internal sample and hold capacitor	-	-	5	-	pF
t <sub>CAL</sub> <sup>(1)</sup>	Calibration time	f <sub>ADC</sub> = 72 MHz		1.56		μs
CAL'	Cambration time	-		112		1/f <sub>ADC</sub>
	Trigger conversion latency	CKMODE = 00	1.5	2	2.5	1/f <sub>ADC</sub>
t <sub>latr</sub> (1)	Regular and injected	CKMODE = 01	-	-	2	1/f <sub>ADC</sub>
'latr`	channels without conversion abort	CKMODE = 10	-	-	2.25	1/f <sub>ADC</sub>
	abort	CKMODE = 11	-	-	2.125	1/f <sub>ADC</sub>
		CKMODE = 00	2.5	3	3.5	1/f <sub>ADC</sub>
t <sub>latrinj</sub> (1)	Trigger conversion latency Injected channels aborting a regular conversion	CKMODE = 01	-	_	3	1/f <sub>ADC</sub>
Чatrinj` ′		CKMODE = 10	-	-	3.25	1/f <sub>ADC</sub>
		CKMODE = 11	-	-	3.125	1/f <sub>ADC</sub>
t <sub>S</sub> <sup>(1)</sup>	Sampling time	f <sub>ADC</sub> = 72 MHz	0.021	-	8.35	μs
L S	Camping unio	-	1.5	-	601.5	1/f <sub>ADC</sub>




Table 62. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
TADCVREG _STUP <sup>(1)</sup>	ADC Voltage Regulator Start-up time	-	-	-	10	μs
t <sub>CONV</sub> <sup>(1)</sup>	Total conversion time (including sampling time)	f <sub>ADC</sub> = 72 MHz Resolution = 12 bits	0.19	-	8.52	μs
		Resolution = 12 bits	14 to 614 (t <sub>S</sub> for sampling + 12.5 for successive approximation)			1/f <sub>ADC</sub>

<sup>1.</sup> Data guaranteed by design, not tested in production.

Figure 27. ADC typical current consumption in single-ended and differential modes



V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to Table 12: STM32F334x4/6/8 pin definitions for further details.

Table 63. Maximum ADC R<sub>AIN</sub><sup>(1)</sup>

	Sampling	Sampling	All	R <sub>AIN</sub> max. (kΩ)	
Resolution	cycle @ 72 MHz	time [ns] @ 72 MHz	Fast channels <sup>(2)</sup>	Slow channels	Other channels <sup>(3)</sup>
	1.5	20.83	0.018	NA	NA
	2.5	34.72	0.150	NA	0.022
	4.5	62.50	0.470	0.220	0.180
40 hita	7.5	104.17	0.820	0.560	0.470
12 bits	19.5	270.83	2.70	1.80	1.50
	61.5	854.17	8.20	6.80	4.70
	181.5	2520.83	22.0	18.0	15.0
	601.5	8354.17	82.0	68.0	47.0
	1.5	20.83	0.082	NA	NA
	2.5	34.72	0.270	0.082	0.100
	4.5	62.50	0.560	0.390	0.330
	7.5	104.17	1.20	0.82	0.68
10 bits	19.5	270.83	3.30	2.70	2.20
	61.5	854.17	10.0	8.2	6.8
	181.5	2520.83	33.0	27.0	22.0
	601.5	8354.17	100.0	82.0	68.0
	1.5	20.83	0.150	NA	0.039
	2.5	34.72	0.390	0.180	0.180
	4.5	62.50	0.820	0.560	0.470
	7.5	104.17	1.50	1.20	1.00
8 bits	19.5	270.83	3.90	3.30	2.70
	61.5	854.17	12.00	12.00	8.20
	181.5	2520.83	39.00	33.00	27.00
	601.5	8354.17	100.00	100.00	82.00
	1.5	20.83	0.270	0.100	0.150
	2.5	34.72	0.560	0.390	0.330
	4.5	62.50	1.200	0.820	0.820
0.1."	7.5	104.17	2.20	1.80	1.50
6 bits	19.5	270.83	5.60	4.70	3.90
	61.5	854.17	18.0	15.0	12.0
	181.5	2520.83	56.0	47.0	39.0
	601.5	8354.17	100.00	100.0	100.0

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> All fast channels, expect channel on PA6.

<sup>3.</sup> Channels available on PA6.

Table 64. ADC accuracy - limited test conditions<sup>(1)(2)</sup>

Symbol	Parameter	C	Conditions		Min (3)	Тур	Max (3)	Unit
			Single anded	Fast channel 5.1 Ms	-	±4	±4.5	
ET	Total		Single ended	Slow channel 4.8 Ms	-	±5.5	±6	
	unadjusted error		Differential	Fast channel 5.1 Ms	-	±3.5	±4	
			Dillerential	Slow channel 4.8 Ms	-	±3.5	±4	
			Cinale ended	Fast channel 5.1 Ms	-	±2	±2	
EO	Offeet error		Single ended	Slow channel 4.8 Ms	-	±1.5	±2	
EO	Offset error		Differential	Fast channel 5.1 Ms	-	±1.5	±2	
			Differential	Slow channel 4.8 Ms	-	±1.5	±2	
			Cinale ended	Fast channel 5.1 Ms	-	±3	±4	
EG	Cain array		Single ended	Slow channel 4.8 Ms	-	±5	±5.5	LSB
EG	Gain error		Differential	Fast channel 5.1 Ms	-	±3	±3	LSB
			Differential	Slow channel 4.8 Ms	-	±3	±3.5	
	ADC clock freq. ≤72 MHz	Cinale anded	Fast channel 5.1 Ms	-	±1	±1		
ED	Differential	Sampling freq. ≤5 Msps V <sub>DDA</sub> = 3.3 V 25°C	Single ended	Slow channel 4.8 Ms	-	±1	±1	-
	linearity error		Differential	Fast channel 5.1 Ms	-	±1	±1	
			Dillerential	Slow channel 4.8 Ms	-	±1	±1	
			Single anded	Fast channel 5.1 Ms	-	±1.5	±2	
EL	Integral		Single ended	Slow channel 4.8 Ms	-	±2	±3	
	linearity error		Differential	Fast channel 5.1 Ms	-	±1.5	±1.5	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	±2	
			Single anded	Fast channel 5.1 Ms	10.8	10.8	-	
ENOB	Effective		Single ended	Slow channel 4.8 Ms	10.8	10.8	-	bit
(4)	number of bits		Differential	Fast channel 5.1 Ms	11.2	11.3	-	Dit
			Dillerential	Slow channel 4.8 Ms	11.2	11.3	-	
	Signal to		Single ended –	Fast channel 5.1 Ms	66	67	-	
SINAD	Signal-to- noise and			Slow channel 4.8 Ms	66	67	-	dB
(4)	distortion		Differential	Fast channel 5.1 Ms	69	70	-	ub
	ratio		Differential	Slow channel 4.8 Ms	69	70	-	



Table 64. ADC accuracy - limited test conditions<sup>(1)(2)</sup> (continued)

Symbol	Parameter	C	Min (3)	Тур	Max (3)	Unit		
SNR <sup>(4)</sup> Signal-to- noise ratio			Single anded	Fast channel 5.1 Ms	66	67	-	
		Single ended -	Slow channel 4.8 Ms	66	67	-		
	noise ratio	ADC clock freq. ≤ 72 MHz Sampling freq ≤ 5 Msps	Differential	Fast channel 5.1 Ms	69	70	-	
				Slow channel 4.8 Ms	69	70	-	dB
		$V_{DDA} = 3.3 V$	Cingle anded	Fast channel 5.1 Ms	-	-80	-80	uБ
THD <sup>(4)</sup>	Total	rmonic	Single ended	Slow channel 4.8 Ms	-	-78	-77	
	distortion		Differential	Fast channel 5.1 Ms	-	-83	-82	
				Slow channel 4.8 Ms	-	-81	-80	

<sup>1.</sup> ADC DC accuracy values are measured after internal calibration.

- 3. Data based on characterization results, not tested in production.
- 4. Value measured with a -0.5 dB full scale 50 kHz sine wave input signal.

ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.14 does not affect the ADC
accuracy.

Table 65. ADC accuracy (1)(2)(3)

Symbol	Parameter	C	Conditions		Min <sup>(4)</sup>	Max (4)	Unit
			Cinala andad	Fast channel 5.1 Ms	-	±6.5	
ET	Total		Single ended	Slow channel 4.8 Ms	-	±6.5	
	unadjusted error		Differential	Fast channel 5.1 Ms	-	±4	
			Dillerential	Slow channel 4.8 Ms	-	±4.5	
			Single ended	Fast channel 5.1 Ms	-	±3	
EO	Offset error		Single ended	Slow channel 4.8 Ms	-	±3	
EO	Oliset elloi		Differential	Fast channel 5.1 Ms	-	±2.5	
			Dillerential	Slow channel 4.8 Ms	-	±2.5	
			Single ended	Fast channel 5.1 Ms	-	±6	
EG	Coin orror		Sirigle efficed	Slow channel 4.8 Ms	-	±6	LCD
EG Gain error		Differential	Fast channel 5.1 Ms	-	±3.5	LSB	
			Differential	Slow channel 4.8 Ms	-	±4	- - -
		ADC clock freq. ≤ 72 MHz, Sampling freq. ≤ 5 Msps 2.0 V ≤ V <sub>DDA</sub> ≤ 3.6 V	Single ended	Fast channel 5.1 Ms	-	±1.5	
ED	Differential linearity		Sirigle efficed	Slow channel 4.8 Ms	-	±1.5	
	error		Differential -	Fast channel 5.1 Ms	-	±1.5	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	
			Single ended	Fast channel 5.1 Ms	-	±3	
EL	Integral		Siligle efficed	Slow channel 4.8 Ms	-	±3.5	
	linearity error		Differential	Fast channel 5.1 Ms	-	±2	
			Dillerential	Slow channel 4.8 Ms	-	±2.5	
			Single ended	Fast channel 5.1 Ms	10.4	-	
ENOB	Effective number of		Sirigle efficed	Slow channel 4.8 Ms	10.4	-	bits
(5)	bits		Differential	Fast channel 5.1 Ms	10.8	-	DIIS
		Dilleterillar	Slow channel 4.8 Ms	10.8	-		
	Signal to		Single ended	Fast channel 5.1 Ms	64	-	
SINAD	SINAD Signal-to- noise and distortion ratio			Slow channel 4.8 Ms	63	-	dB
(5)				Fast channel 5.1 Ms	67	-	g aB
	Tallo		Dilletellial	Slow channel 4.8 Ms	67	-	



Symbol	Parameter	C	Min <sup>(4)</sup>	Max (4)	Unit		
SNR <sup>(5)</sup> Signal-to- noise ratio			Oim alla a sa da d	Fast channel 5.1 Ms	64	-	
		Single ended	Slow channel 4.8 Ms	64	-	1	
	noise ratio	ADC clock freq. ≤ 72 MHz,	Differential	Fast channel 5.1 Ms	67	-	1
				Slow channel 4.8 Ms	67	1	dB
		Sampling freq $\leq$ 5 Msps, 2.0 V $\leq$ V <sub>DDA</sub> $\leq$ 3.6 V	Cinalo andad	Fast channel 5.1 Ms	-	-75	ub
THD <sup>(5)</sup> harm	Total	DDA	Single ended	Slow channel 4.8 Ms	-	-75	
	harmonic distortion		Differential	Fast channel 5.1 Ms	-	-79	
				Slow channel 4.8 Ms	-	-78	

Table 65. ADC accuracy (1)(2)(3) (continued)

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.14 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V<sub>DDA</sub>, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.
- 5. Value measured with a -0.5 dB full scale 50 kHz sine wave input signal.

## Table 66. ADC accuracy<sup>(1)(2)</sup>

Symbol	Parameter	Test condition	ıs	Тур	Max <sup>(3)</sup>	Unit
ET	Total upadiusted error		Fast channel	±2.5	±5	
	Total unadjusted error		Slow channel	±3.5	±5	
EO	Offset error		Fast channel	±1	±2.5	
EO		ADC Freq $\leq$ 72 MHz Sampling Freq $\leq$ 1MSPS 2.4 V $\leq$ VDDA = VREF+ $\leq$ 3.6 V	Slow channel	±1.5	±2.5	
EG	Cain arran		Fast channel	±2	±3	LSB
EG	Gain error		Slow channel	±3	±4	LOD
ED	Differential linearity error	Single-ended mode	Fast channel	±0.7	± 2	
	Differential fifteanty end		Slow channel	±0.7	±2	
EI	EL Integral linearity error		Fast channel	±1	±3	
			Slow channel	±1.2	±3	

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for IINJ(PIN) and ∑IINJ(PIN) in Section 6.3.14: I/O port characteristics does not affect the ADC accuracy.
- 3. Data based on characterization results, not tested in production.







Figure 28. ADC accuracy characteristics





- Refer to *Table 62* for the values of R<sub>AIN</sub>.
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

#### General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 10. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

# 6.3.20 DAC electrical specifications

Table 67. DAC characteristics


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>DDA</sub>	Analog supply voltage	DAC output buffer ON	2.4	-	3.6	V
R <sub>LOAD</sub> <sup>(1)</sup>	Resistive load	DAC output buffer ON	5	-	-	kΩ
R <sub>O</sub> <sup>(1)</sup>	Output impedance	DAC output buffer ON	-	-	15	kΩ
C <sub>LOAD</sub> <sup>(1)</sup>	Capacitive load	DAC output buffer ON	-	-	50	pF
V <sub>DAC_OUT</sub> <sup>(1)</sup>	Voltage on DAC_OUT output	Corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{DDA}$ = 3.6 V and (0x155) and (0xEAB) at $V_{DDA}$ = 2.4 V	0.2	-	V <sub>DDA</sub> – 0.2	V
		DAC output buffer OFF	-	0.5	V <sub>DDA</sub> - 1LSB	٧
I <sub>DDA</sub> <sup>(3)</sup>		With no load, middle code (0x800) on the input	-	-	380	μА
'DDA` ′	mode (Standby mode) <sup>(2)</sup>	With no load, worst code (0xF1C) on the input.	-	-	480	μA
	Differential non linearity Difference between two consecutive code-1LSB)	Given for a 10-bit input code DAC1 channel 1	-	-	±0.5	LSB
DNL <sup>(3)</sup>		Given for a 12-bit input code DAC1 channel 1	-	-	±2	LSB
		Given for a 10-bit input code DAC1 channel 2 & DAC2 channel 1	-	-	-0.75/+0.25	LSB
		Given for a 12-bit input code DAC1 channel 2 & DAC2 channel 1	-	-	-3/+1	LSB
	Integral non linearity	Given for a 10-bit input code	-	-	±1	LSB
INL <sup>(3)</sup>	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095)	Given for a 12-bit input code	-	-	±4	LSB
	Offset error	-	-	-	±10	mV
Offset <sup>(3)</sup>	(difference between measured value at Code (0x800) and the ideal value =	Given for a 10-bit input code at V <sub>DDA</sub> = 3.6 V	-	-	±3	LSB
	V <sub>DDA</sub> /2)	Given for a 12-bit input code	-	-	±12	LSB
Gain error <sup>(3)</sup>	Gain error	Given for a 12-bit input code	-	-	±0.5	%
	Settling time (full scale: for a 12-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$	-	3	4	μs

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
' (0)	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$	-	-	1	MS/s
t <sub>WAKEUP</sub> (3)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$	-	6.5	10	μs
PSRR+ (1)	Power supply rejection ratio (to V <sub>DDA</sub> ) (static DC measurement	No R <sub>LOAD</sub> , C <sub>LOAD</sub> = 50 pF	-	<b>–</b> 67	-40	dB

Table 67. DAC characteristics (continued)

- 1. Guaranteed by design, not tested in production.
- Quiescent mode refers to the state of the DAC a keeping steady value on the output, so no dynamic consumption is involved.
- 3. Data based on characterization results, not tested in production.

Figure 30. 12-bit buffered /non-buffered DAC



 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

# 6.3.21 Comparator characteristics

Table 68. Comparator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DDA}$	Analog supply voltage	-	2	-	3.6	
V <sub>IN</sub>	Comparator input voltage range	-	0	-	$V_{DDA}$	V
$V_{BG}$	Scaler input voltage	-	-	V <sub>REFINIT</sub>	-	
V <sub>SC</sub>	Scaler offset voltage	-	-	±5	±10	mV
t <sub>s_sc</sub>	Scaler startup time from power down	-	-	-	1	S
t <sub>START</sub>	Comparator startup time	$V_{DDA} \ge 2.7 \text{ V}$	-	-	4	- µs
		V <sub>DDA</sub> < 2.7 V	-	-	10	
t <sub>D</sub>	Propagation delay for 200 mV step with 100 mV overdrive  Propagation delay for full range step with 100 mV overdrive	V <sub>DDA</sub> ≥ 2.7 V	-	25	28	- ns
		V <sub>DDA</sub> < 2.7 V	-	28	30	
		V <sub>DDA</sub> ≥ 2.7 V	-	32	35	
		V <sub>DDA</sub> < 2.7 V	-	35	40	
V <sub>OFFSET</sub>	Comparator offset error	$V_{DDA} \ge 2.7 \text{ V}$	-	±5	±10	mV
		V <sub>DDA</sub> < 2.7 V	-	-	±25	
TV <sub>OFFSET</sub>	Total offset variation	Full temperature range	-	-	3	mV
I <sub>DD(COMP)</sub>	COMP current consumption	-	-	400	600	μΑ

<sup>1.</sup> Guaranteed by design, not tested in production.

# 6.3.22 Operational amplifier characteristics

Table 69. Operational amplifier characteristics<sup>(1)</sup>

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
$V_{DDA}$	Analog supply voltage		-	2.4	-	3.6	V
CMIR	Common mode input range		-	0	-	$V_{DDA}$	V
	Input offset voltage  After of	Maximum calibration range	25°C, No Load on output.	-	-	4	- mV
\/I			All voltage/Temp.	-	-	6	
VI <sub>OFFSET</sub>		After offset	25°C, No Load on output.	-	-	1.6	
		calibration	All voltage/Temp.	-	-	3	
$\Delta VI_{OFFSET}$	Input offset voltage d	lrift	-	-	5	-	μV/°C
I <sub>LOAD</sub>	Drive current		-	-	-	500	μA
IDDOPAMP	Consumption		No load, quiescent mode	-	690	1450	μΑ
CMRR	Common mode rejection ratio		-	-	90	-	dB
PSRR	Power supply rejection ratio		DC	73	117	-	dB
GBW	Bandwidth		-	-	8.2	-	MHz
SR	Slew rate		-	-	4.7	-	V/µs
R <sub>LOAD</sub>	Resistive load		-	4	-	-	kΩ
C <sub>LOAD</sub>	Capacitive load		-	-	-	50	pF
VOH <sub>SAT</sub>	High saturation voltage		R <sub>load</sub> = min, Input at V <sub>DDA</sub> .	-	-	100	mV
VOLISAT			R <sub>load</sub> = 20K, Input at V <sub>DDA</sub> .	ı	-	20	
VOL <sub>SAT</sub>	Low saturation voltage		R <sub>load</sub> = min, input at 0 V	-	-	100	1111
VOLSAT			R <sub>load</sub> = 20K, input at 0 V.	-	-	20	
φm	Phase margin		-	-	62	-	0
t <sub>OFFTRIM</sub>	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy		-	-	-	2	ms
t <sub>WAKEUP</sub>	Wake up time from OFF state.		$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega,$ Follower configuration	-	2.8	5	μs
t <sub>S_OPAM_</sub> VOUT	ADC sampling time when reading the OPAMP output			400	-	-	ns



Table 69. Operational amplifier characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
PGA gain	Non inverting gain value	-	-	2	-	
			-	4	-	
			-	8	-	
			-	16	-	
	R2/R1 internal resistance values in PGA mode <sup>(2)</sup>	Gain=2	-	5.4/5.4	-	kΩ
R <sub>network</sub>		Gain=4	-	16.2/5.4	-	
		Gain=8	-	37.8/5.4	-	
		Gain=16	-	40.5/2.7	-	
PGA gain error	PGA gain error	-	-1%	-	1%	
I <sub>bias</sub>	OPAMP input bias current	-	-	-	±0.2 <sup>(3)</sup>	μA
PGA BW	PGA bandwidth for different non inverting gain	PGA Gain = 2, $C_{load}$ = 50pF, $R_{load}$ = 4 K $\Omega$	-	4	-	MHz
		PGA Gain = 4, $C_{load}$ = 50pF, $R_{load}$ = 4 K $\Omega$	-	2	-	
		PGA Gain = 8, $C_{load}$ = 50pF, $R_{load}$ = 4 K $\Omega$	-	1	-	
		PGA Gain = 16, $C_{load}$ = 50pF, $R_{load}$ = 4 K $\Omega$	-	0.5	-	
en	Voltage noise density	@ 1KHz, Output loaded with 4 KΩ	-	109	-	<u>nV</u> √Hz
		@ 10KHz, Output loaded with 4 KΩ	-	43	-	

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

<sup>3.</sup> Mostly TTa I/O leakage, when used in analog mode.




Figure 31. OPAMP Voltage Noise versus Frequency



## 6.3.23 Temperature sensor (TS) characteristics

Table 70. Temperature sensor (TS) characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>25</sub>	Voltage at 25 °C	1.34	1.43	1.52	V
t <sub>START</sub> (1)	Startup time	4	-	10	μs
T <sub>S_temp</sub> <sup>(1)(2)</sup>	ADC sampling time when reading the temperature	2.2	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 71. Temperature sensor (TS) calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3.3 V	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C V <sub>DDA</sub> = 3.3 V	0x1FFF F7C2 - 0x1FFF F7C3

## 6.3.24 V<sub>BAT</sub> monitoring characteristics

Table 72. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	50	-	ΚΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	2	-	
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
T <sub>S_vbat</sub> <sup>(1)(2)</sup>	ADC sampling time when reading the V <sub>BAT</sub> 1mV accuracy	2.2	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

110/126 DocID025409 Rev 1



<sup>2.</sup> Shortest sampling time can be determined in the application by multiple iterations.

<sup>2.</sup> Shortest sampling time can be determined in the application by multiple iterations.

## 7 Package characteristics

## 7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.






Figure 32. LQFP32 - 7 x 7mm, 32-pin low-profile quad flat package outline

1. Drawing is not to scale.

57/

Table 73. LQFP32 - 7 x 7mm, 32-pin low-profile quad flat package mechanical data

Coursele e l	Millimeters			Inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090		0.200	0.0035		0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3		5.600			0.2205	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3		5.600			0.2205	
е		0.800			0.0315	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc			0.100			0.0039


1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 33. LQFP32 recommended footprint 0.80 9.70 9.70 5V\_FP\_V2

- 1. Drawing is not to scale.
- 2. Dimensions are expressed in millimeters.

## Marking of engineering samples

Figure 34. LQFP32 top view



Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to
customer for electrical compatibility evaluation and may be used to start customer qualification where
specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production.
Only if ST has authorized in writing the customer qualification Engineering Samples can be used for
reliability qualification trials.

577




Figure 35. LQFP48 - 7 x 7mm, 48-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 74. LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package mechanical data

Comple of		millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max		
Α			1.600			0.0630		
A1	0.050		0.150	0.0020		0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090		0.200	0.0035		0.0079		
D	8.800	9.000	9.200	0.3465	0.3543	0.3622		
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835		
D3		5.500			0.2165			
E	8.800	9.000	9.200	0.3465	0.3543	0.3622		
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835		
E3		5.500			0.2165			
е		0.500			0.0197			
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1		1.000			0.0394			
k	0°	3.5°	7°	0°	3.5°	7°		
ccc			0.080			0.0031		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

116/126 DocID025409 Rev 1




Figure 36. LQFP48 recommended footprint

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

### Marking of engineering samples

Engineering Sample marking 1

ES

MS31966V1

Figure 37. LQFP48 top view

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.




Figure 38. LQFP64 - 10 x 10 mm, 64-pin low-profile quad flat package outline

1. Drawing is not to scale.

57/

Table 75. LQFP64 - 10 x 10 mm, 64-pin low-profile quad flat package mechanical data


Complete	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α			1.600			0.0630	
A1	0.050		0.150	0.0020		0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090		0.200	0.0035		0.0079	
D	11.800	12.000			0.4724		
D1	9.800	10.000			0.3937		
Е		12.000			0.4724		
E1		10.000			0.3937		
е		0.500			0.0197		
θ	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1		1.000			0.0394		
N	Number of pins						
14	64						

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

## Marking of engineering samples

Figure 40. LQFP64 top view



Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to
customer for electrical compatibility evaluation and may be used to start customer qualification where
specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production.
Only if ST has authorized in writing the customer qualification Engineering Samples can be used for
reliability qualification trials.

577

## 7.2 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in ° C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$  max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

 $P_{I\!/O}$  max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit		
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45°C/W	°C/W		
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm / 0.5 mm pitch	55°C/W	°C/W		
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP32 - 7 × 7 mm / 0.8 mm pitch	60°C/W	°C/W		

Table 76. Package thermal characteristics

### 7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

## 7.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 77: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F334x4/6/8 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### **Example: high-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 82 °C (measured according to JESD51-2),  $I_{DDmax}$  = 50 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V and maximum 8 I/Os used at the same time in output mode at low level with  $I_{OL}$  = 20 mA,  $V_{OL}$ = 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$ 

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 175 mW and P<sub>IOmax</sub> = 272 mW

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 447 mW

Using the values obtained in *Table 76* T<sub>Jmax</sub> is calculated as follows:

For LQFP64, 45 °C/W

 $T_{Jmax}$  = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.1 °C = 102.1 °C


This is within the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 77: Ordering information scheme*).



## 8 Part numbering

Table 77. Ordering information scheme



xxx = programmed parts

TR = tape and reel

# 9 Revision history

Table 78. Document revision history

Date	Revision	Changes
19-Jun-2014	1	Initial release.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

