




# Low voltage $0.3\Omega\,\text{max}$ dual SPDT switch with break-before-make feature and 15KV ESD protection

#### **Features**

- Wide operating voltage range: V<sub>CC</sub> (Opr) = 1.65 V to 4.8 V
- Low power dissipation:  $I_{CC} = 0.2 \mu A \text{ (max) at } T_A = 85^{\circ}C$
- Low ON resistance V<sub>IN</sub> = 0V:
  - R<sub>ON</sub> = 0.4 Ω (max T<sub>A</sub> = 25°C) at V<sub>CC</sub> = 2.25 V
  - $R_{ON}$  = 0.35  $\Omega$  (max  $T_A$  = 25°C) at  $V_{CC}$  = 3.0 V
  - R  $_{ON}$  = 0.30  $\Omega$  (max T  $_{A}$  = 25°C) at V  $_{CC}$  = 4.3 V
- Separate supply voltage for switch and control pin
- Separate control pin for each switch
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD performance tested on common channels (D1 and D2 pins)
  - 9 kV IEC-61000-4-2 FSL, contact discharge
  - 15 kV IEC-61000-4-2 ESD, air gap discharg ;
- ESD performance tested on all other pins
  - 8 LV IEC-61000-4-2 ESD, contact discharge
  - 500 V machine model (JESD22 A115-A)
  - 1500 V charged-device model (JESD22 C101)
  - 8 kV IEC-61000-4-2 ESD, air gap discharge



### Description

The STG4259 is a high-speed CMOS low voltage dual analog SPDT (single pole dual throw) switch or 2:1 multiplexer/ demultiplexer switch fabricated in silicon gate C<sup>2</sup>MOS technology. It is designed to operate from 1.65 V to 4.8 V, making this device ideal for portable applications. It offers low ON resistance (0.30  $\Omega$ ) at V<sub>CC</sub> = 4.3 V. The SEL inputs are provided to control the switches.

The switch S1 is ON (connected to common port D) when the SEL input is held high and OFF (high impedance state exists between the two ports) when SEL is held low; the switch S2 is ON (it is connected to common port D) when the SEL input is held low and OFF (high impedance state exist between the two ports) when SEL is held high.

Additional key features are fast switching speed, break-before-make delay time and ultra low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage.

Table 1. Device summary

Order code	Package	Packing
STG4259BJR	Flip-Chip11	Tape and Reel

Contents STG4259

### **Contents**

1	Logic diagram and pin-out information
2	Maximum rating
3	Electrical characteristics
4	Test circuits
5	Package mechanical data13
6	Revision history
Obs	Logic diagram and pin-out information

# 1 Logic diagram and pin-out information

Figure 1. Functional diagram




Figure 2. Input equivalent circuit




Table 2. Truth table

SELn	Switch nS1	Switch nS2
Н	ON	OFF <sup>(1)</sup>
L	OFF <sup>(1)</sup>	ON

1. High impedance

577

Figure 3. Pin connection (bump side view)




Table 3. Pin description

STG4259 **Maximum rating** 

#### **Maximum rating** 2

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. **Absolute maximum ratings** 

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	-0.5 to 5.5	V
$V_{L}$	Logic supply voltage	-0.5 to 5.5	V
V <sub>I</sub>	DC input voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>IC</sub>	DC control input voltage	-0.5 to V <sub>L</sub> + 1).5	V
Vo	DC output voltage	-0.5 o V <sub>CC</sub> + 0.5	V
I <sub>IKC</sub>	DC input diode current on control pin (V <sub>SEL</sub> < 0V)	- 50	mA
I <sub>IK</sub>	DC input diode current (V <sub>SEL</sub> < 0V)	± 50	mA
I <sub>OK</sub>	DC output diode current	± 20	mA
Io	DC output current	± 300	mA
I <sub>OP</sub>	DC output current peak (pulse at 1ms, 10% duty cycle)	± 500	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or ground surrent	± 100	mA
$P_{D}$	Power discipation at T <sub>A</sub> = 70°C <sup>(1)</sup>	500	mW
	Sorage temperature	-50 to 105	°C
T <sub>stg</sub>	-		

**Maximum rating** STG4259

Table 5. **Recommended operating conditions** 

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	Supply voltage (1)		1.65 to 4.8	V
V <sub>L</sub>	Logic supply voltage		1.65 to V <sub>CC</sub>	V
VI	Input voltage		0 to V <sub>CC</sub>	V
V <sub>IC</sub>	Control input voltage		0 to V <sub>L</sub>	V
Vo	Output voltage		0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating temperature		-40 to 85	°C
dt/dv	Input rise and fall time control	V <sub>L</sub> = 1.65 V to 2.7 V	0 to 20	ns,′V
d/dv	input	$V_L = 3.0 \text{ to}$	0 to 10	TIS, V
		5016		
iete Pro	ducile	solete		

# 3 Electrical characteristics

Table 6. DC specifications

				Test conditi	ons			Value			
	Symbol	Parameter	V <sub>CC</sub>	V <sub>L</sub>		T,	<sub>\(\lambda\)</sub> = 25°	°C	-40 85		Unit
			(V)	(V)		Min	Тур	Max	Min	Max	
				1.65 - 1.95		1.25			1.25		
	W	High level	1.65 -	2.3 - 2.7		1.75			1.75		V
	V <sub>IH</sub>	input voltage	4.3	3.0 - 3.6		2.35			2.35	(5	1
				4.3		2.8			28		
			1.65 - 1.95				6.1	<u></u>	0.6		
	V <sub>IL</sub>	Low level input voltage	1.65 -	2.3 - 2.7			??C	J.8		0.8	V
	* 112		4.3	3.0 - 3.6		<u>Q_</u>		1.05		1.05	
				4.3	16)			1.5		1.5	
	R <sub>ON</sub>	ON resistance	1.8		c01		0.49	0.65		0.85	
			2.25	1.65 - 43	$I_S = 0 \text{ V to}$		0.30	0.40		0.50	Ω
			3		V <sub>CC</sub>		0.25	0.35		0.45	
			3.7		$I_S = 100 \text{ mA}$		0.22	0.32		0.42	
			4.3				0.21	0.30		0.40	
		AUIC	1.8				5				
		ON resistance	2.25		$V_S = 0 \text{ V to}$ $V_{CC}$ $I_S = 100 \text{ mA}$		3				
	$\Delta R_{O,1}$	belween	3	1.65 - 4.8			3				
	( Sx	channels <sup>(1)</sup>	3.7				3				
Obsole			4.3				3				
1250,			1.8				300	400		450	
Oh		ON resistance	2.5	4.05.4.0	$V_S = 0 \text{ V to}$		130	170		230	
	R <sub>FLAT</sub>	flatness (2)	3	1.65 - 4.8	$V_{CC}$ $I_S = 100 \text{ mA}$	90	120		170	mΩ	
			3.7		5		90	120		170	
			4.3		V 0.45		90	120		170	
	I <sub>OFF</sub>	Sn OFF state leakage current	1.65 - 4.8	1.65 - 4.8	$V_S = 0 \text{ to}$ $V_{CC}$ $V_D = 0 \text{ to}$ $V_{CC}$	-20		20	-300	300	nA
	I <sub>ON</sub>	Sn ON state leakage current	1.65 - 4.8	1.65 - 4.8	$V_S = 0$ to $V_{CC}$ $V_D = open$	-20		20	-100	100	nA

Electrical characteristics STG4259

Table 6. DC specifications (continued)

ſ	1	D ON state	1.65 -	1.65 - 4.8	V <sub>S</sub> = open	-20	20	-100	100	nA
	I <sub>D</sub>	leakage current	4.8	1.03 - 4.0	$V_D = 0$ to $V_{CC}$	-20	20	-100	100	Π
	Icc	Quiescent supply current	1.65- 4.8	1.65 - 4.8	V <sub>SEL</sub> = V <sub>CC</sub> or GND	- 0.05	0.05	-0.2	0.2	μΑ
	I <sub>SEL</sub>	SEL leakage current	1.65- 4.8	1.65 - 4.8	V <sub>SEL</sub> = 4.3V or GND	-0.1	0.1	-1	1	μΑ

<sup>1.</sup>  $\Delta R_{ON} = R_{ON(Max)} - R_{ON(Min)}$ 

Table 7. AC electrical characteristics ( $C_L = 35 \text{ pF}, R_L = 50 \Omega t_f = t_f \le 5 \text{ ns}$ )

	Table 7.			est cond	litions			Value	C		
	Symbol	Parameter	V <sub>CC</sub>	$V_{L}$		T,	<sub>4</sub> = 25°	С	- ₊0 to	85°C	Uni t
			(V)	(V)		Min	ייעד	Max	Min	Max	
			1.65 - 1.95			(8)	0.13				
	t <sub>PLH</sub> ,	Propagation delay	2.3 - 2.7	1.65 - 4.8	0/6		0.15				ns
	t <sub>PHL</sub>	uelay	3.0 - 3.3	4.0	5		0.16				
			3.6 - 4.3				0.16				
			1.65 - 1.95		$V_S = V_{CC}$		95	123		95	
	t <sub>ON</sub>	Turn-ON time	2.3 - 2.1	1.65 - 4.8	<sup>00 -</sup>   D - 50 O		48	62		70	ns
		unie	პ - 3.6	4.0	$C_L = 30 pF$		33	43		55	
		400	4.3				29	38		40	
		Turn-OFF	1.65 - 1.95	1.65 - 4.8	Vo = Voc		12	15		70	
10	i I <sup>l</sup> OFF		2.3 - 2.7		$V_S = V_{CC}$ $R_L = 50 \Omega$		12	16		55	ns
60/10		une	3 - 3.6		$C_L = 30 \text{ pF}$		13	17		40	
Obsole			4.3				13	17		35	
0.		Break-	1.65 - 1.95		C <sub>L</sub> = 35 pF	10	66				
	t <sub>D</sub>	before-make	2.3 - 2.7	1.65 - 4.8	$R_L = 50 \Omega$	10	28				ns
		time delay	3 - 3.6	4.0	$V_S = V_{CC}/2$	10	18				
			4.3			10	12				
			1.65- 1.95				86				
	Q	Charge injection	2.3-2.7	1.65- 4.8	$C_L = 1nF$		95				рС
		nijoonon	3.0-3.3	7.0	$V_{GEN} = 0V$		98				
			3.6-4.3				103				

<sup>2.</sup> Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal ranges.

Analog switch characteristics (C  $_L$  = 5pF,  $R_L$  =  $50\Omega$   $T_A$  =  $25^{\circ}C)$ Table 8.

			Test cond	ditions	Value					
Symbol	Parameter	V <sub>CC</sub>	$V_{L}$		T,	<sub>A</sub> = 25°	C	-40 to	Unit	
		(V)	(V)		Min	Тур	Max	Min	Max	
O <sub>IRR</sub>	OFF isolation (1)	1.65 - 4.3	4.3	$V_S = 1V_{RMS}$ f = 100kHz		-71				dB
Xtalk	Crosstalk	1.6 - 4.3	4.3	$V_S = 1V_{RMS}$ f = 100 kHz		-93				dB
T <sub>HD</sub>	Total harmonic distortion	2.3 - 4.3	4.3	$R_{L} = 600 \Omega$ $C_{L} = 50 \text{ pF}$ $V_{S} = V_{CC} V_{PP}$ $f = 600 \text{Hz to}$ $20 \text{ kHz}$		0.01	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	ŊĊ	15	%
BW	-3dB bandwidth (switch ON)	1.65 - 4.3	4.3	R <sub>L</sub> = 50Ω		16	20			MHz
C <sub>SEL</sub>	Control pin input capacitance	1.8 - 4.3	1.8 - 4.3	$V_L = V_{CC}$	(O	30				pF
C <sub>Sn</sub>	Sn port capacitance	1.8 - 4.3	1.8 - 4.(	VL = VCC		95				pF
C <sub>D</sub>	D port capacitance when switch is enabled	1.8 - 1.3	1.8 - 4.3	$V_L = V_{CC}$		230				pF
when switch $\begin{vmatrix} 1.8 - 1.3 \end{vmatrix}$ 4.3 $\begin{vmatrix} V_L = V_{CC} \end{vmatrix}$ $\begin{vmatrix} 230 \end{vmatrix}$										

Test circuits STG4259

### 4 Test circuits

Figure 4. ON resistance

V<sub>CC</sub> V<sub>CC</sub> V<sub>CC</sub> IN V<sub>CC</sub> CS14070

Figure 5. Bandwidth




Figure 6. OFF leakage

V<sub>CC</sub>

V<sub>CC</sub>

V<sub>S</sub>

S1

A

V<sub>D</sub>

S2

GND

IN

SND

CS14080

Figure 7. Charnel-to-channel crosstalk






Figure 3. OFF isolation



STG4259 Test circuits

Figure 9. Test circuit




Note: 1  $C_L = 5/35$ pF or equivalent: (includes jig capacitance)

2  $R_L = 50\Omega$  or equivalent

3  $R_T = Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )

Figure 10. Break-before-make time delay



**Test circuits** STG4259

Figure 11. Switching time and charge injection  $(V_{GEN}=0V,\,R_{GEN}=0\Omega,\,R_L=1M\Omega,\,C_L=100pF)$ 





Figure 12. Turn ON, turn OFF delay time



#### 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Grid placement area Øb  $\subset\subset\subset$ 

Figure 13. Flip-Chip11 package outline

1. Drawing not to scale.

Table 9. Flip-Chip11 mechanical data

Dim	Γ	Data book (mn	1)		Drawing (mm)	)
Dim.	Min	Тур	Max	Min	Тур	Max
Α	0.585	0.65	0.715	0.60	0.65	0.70
A1	0.21	0.25	0.29	0.22	0.25	0.28
A2		0.4		0.38	0.4	0.42
b	0.265	0.315	0.365	0.290	0.315	0.340
D	1.518	1.568	1.618	1.553	1.568	1.583
D1		1		0.99	1	1 01
Е	2.018	2.068	2.118	2.083	2.068	2.118
E1		1.5		1.49	1.5	1.51
е	0.45	0.5	0.55	0.46	0.5	0.54
f		0.284		0.272	).284	0.292
ccc		0.08			0.08	

The terminal A1 on the bumps side is identified by a distinguiching leature (for instance by a circular "clear area" - typically 0.1 mm diameter) and/or a missing bump. The terminal A1 on the backside of the product is identified by a distinguishing feature (for instance by a circular "dot" - typically 0.5 mm diameter).

Figure 14. Foot print recommendations




Figure 15. Marking





Figure 16. Flip-Chip11 tape specification






Figure 17. Flip-Chip11 reel information




Figure 18. Flip-Chip11 reel for carrier tape information

**577** 

Revision history STG4259

### 6 Revision history

Table 10. Document revision history

	Date	Revision	Changes
	03-Oct-2006	1	First release
	16-Oct-2006	2	Schematic Figure 1 on page 3 updated
	07-Aug-2007	3	Air discharge ESD rating updated
	28-Aug-2007	4	Changed Figure 16 on page 15
Obsole	te Pro	duct	Changed Figure 16 on page 15

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidial as ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and service according to the right to make changes, corrections, modifications or improvements, to this document, and the products and service according to the right to make changes, corrections, modifications or improvements, to this document, and the products and service according to the right to make changes, corrections, modifications or improvements, to this document, and the products and service according to the right to make changes, corrections, modifications or improvements, to this document, and the products and service according to the right to make changes.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a liner segrant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein or considered as a warranty covering the use of the rein or considered as a warranty covering the use of the rein or considered as a warranty covering the use of the rein or considered as a warranty covering the use of the rein or considered as a warranty covering the use of the rein or considered as a warranty covering the use of the rein or considered as a warranty covering the use of the rein or considered as a warranty

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND CONDITIONS OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE S FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT ON ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED 'N VIRTING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED CR WIRRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCT'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of Si o coucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war, ant / granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577