


Hot swappable 2-wire bidirectional bus buffer

Features

- Bidirectional I²C buffer
- Live board insertion and removal without SCL and SDA corruption
- Compatible with I²CTM and SMBus (up to 400 kHz)
- Low current consumption in disabled mode: $I_{CC} < 1 \mu A$
- 1 V precharge on SDA and SCL lines
- Supports clock stretching, arbitration and synchronization
- Power down protection, SDA and SCL line goes to high impedance when V_{CC} = 0 V
- Available in a small MSOP-8L package

Applications

- Hot board insertion
- Buffer/bus extenders
- Desktop computers
- Servers



Description

The ST4300 hot swappable 2-wire bus buffer provides bidirectional buffering for 2-wire open drain systems such as I²C and SMBus, which isolates the capacitance of input and output side.

When connected, a one-shot circuit in the ST4300 accelerates the rise time allowing the use of a weaker pull-up while still meeting the rise-time requirements.

During live insertion, the ST4300 I/O is precharged to 1 V through a 100 k Ω resistor. When a Stop or Idle bus is detected, the I/O are connected to the buffer circuit, this procedure prevents data corruption in the bus. The V_{CC2} enables the device to become a level translator, both V_{CC} and V_{CC2} can be supplied by voltage ranging from 2.7 V to 5.5 V with no constraint which supply is higher.

The ST4300 includes a digital ENABLE input pin which forces the device to shutdown completely and put the I/O into Hi-Z mode.

Table 1. Device summary

Order code	Package	Packaging
ST4300TTR	MSOP-8L	Tape and reel

April 2009 Doc ID 14721 Rev 2 1/17

Pin configuration ST4300

Pin configuration 1

Figure 1. Pin description




Table 2. Pin assignment

_		i iii assigiiiiicii	
	Pin	Name	Function
	1	V _{CC2}	This pin provides power to the output signal. Connecting a different vc tage to this pin (compared to V_{CC}) results in a level translating in this pin the input and output. Pull-up resistors for I^2C OUTPUT should be pulled to this supply level.
	2	SOLOUT	Serial clock output
	3	SCLIN	Serial clock input
	4	GND	Ground
76	5	ENABLE	'0' set the device into low current mode. Input is isolated from output '1' set the device into normal operation
60,	6	SDAIN	Serial data input
002	7	SDAOUT	Serial data output
	8	V _{CC}	Main power supply

ST4300 Pin configuration




Figure 2. ST4300 block diagram

Operation ST4300

2 Operation

2.1 Start up

When the ST4300 receives power on its power supply pin V_{CC} , the under voltage lockout (UVLO) circuit starts to work and detects whether the supply voltage is enough for the device's safe operation. In UVLO state, any activity on the SDA or SCL (I/O pins) is ignored. At the same time, the precharge circuit is charging the I/O lines to 1 V through a 100 k Ω resistor, to minimize any worst-case voltage difference during the connection, hence reducing disturbance in the active line.

Once the ST4300 exits from the UVLO state, it scans the SDA and SCL buses for either a Stop bit or bus Idle state, and also ensures that the SDA and SCL lines are HIGH, betere it connects the buffer circuits to the I/O lines.

2.2 Buffer circuit

The buffer circuit provides bidirectional buffering which separate the capacitance of input and output. If any of the pins, input or output, is pulled LCW, both pins are pulled LOW.

Only when both input and output are HIGH then the outfer circuit releases the line allowing the pull-up resistor to pull up the line HIGH. This texture allows to separate the input and output capacitance and at the same time sucpor clock stretching, clock arbitration and the acknowledgement protocol to work.

2.3 Input/output offset

When the SDA or SCI input/output pins are driven low (V_{LOW1}) , the ST4300 regulates the voltage at the other size (V_{LOW2}) to a slightly higher voltage.

This is describe a in the following expression:

$$V_{LOW2} = V_{LOW1} + 75 \text{mV} + (V_{CC}/R) \times 100$$

where R is the bus pull-up resistor value in ohms.

ST4300 Operation

2.4 Pull-up resistor selection

As mentioned above, the offset between input and output is affected by the pull-up resistor chosen. The pull-up resistor must be chosen so that the output is still in valid range of LOW state or lower than V_{IL} specification. Based on the I^2C specification version 2.1 (*Table 3*), the V_{OL} of I^2C device must be able to provide 0.4 V maximum low level voltage with 3 mA pull-up current, and V_{IL} of I^2C device must be at least 0.3 V_{CC} . The V_{IL} of ST4300 is 0.6 V which is above the V_{OL} of I^2C device, it guarantees that the ST4300 is compatible with I^2C low level signal.

Table 3. I²C specification

Parameter	Symbol	Standar	d mode	Fast mode	
raiametei	Symbol	Min	Max	Min	-Ma.≀
Low input voltage	V_{IL}	_	0.3V _{CC}	. \70	0.3V _{CC}
High input voltage	V_{IH}	0.7V _{CC}	-	0.7√ _{CC}	_
Low output voltage, at 3 mA pull-up current	V _{OL}	0	1.4 V	0	0.4 V

At the input of ST4300 (which is output of the I^2C device most or slave), a pull-up resistor must be chosen so that the pull-up current is not exceeding 3 mA. This is to ensure that the level LOW state voltage level is not higher than 0.4 mV. The minimum value of the pull-up resistor is 1000 Ω at 2.7 V V_{CC}, and 1990 Ω at 5.5 V V_{CC}.

When the ST4300's input voltage is at the worst case of 0.4 V (V_{OL} of I^2C device), assuming the pull-up resistor (at the output) is 1 k Ω and V_{CC} = 2.7 V, the output voltage will be 745 mV which is lower than the V_{I_c} or I^2C device (0.3 V_{CC} = 810 mV).

For the correct ST4300s operation and to increase the noise margin, the minimum value of 6.8 k Ω pull-up resistor at input/output is recommended.

ST4300 Operation

2.5 **SMBus**

The same rule applies for the SMBus system, minimum value of 15 k Ω and 6.8 k Ω pull-up resistor is recommended for low power and high power SMBus system respectively.

In order to activate the one-shot circuit, the pull-up resistor must be able to provide a slew rate of 1.25 V/µs. The formula below can be used to determine the maximum value of pullup resistor:

$$R \le (V_{CC(MIN)} - 0.6) \times (800,000)/C$$

But, the start-up circuitry needs high voltage at SDA and SCL pins and the pull-up resistor must be able to override the pre-charge voltage. So, regardless of the capacitive load, ¿ pullup resistor must be chosen as shown below respectively for $V_{CC} = 5.5 \text{ V}$: R≤ 24 kΩ

and for $V_{CC} = 3.6 \text{ V}$:

Table 4. SMBus specification

Parameter	Symbol	Low	Low power		power
raiailletei	Syllibol	Min	Max	Min	Max
Low input voltage	V _{IL}	_	0.8 V	_	0.8 V
High input vo'เลงเย	V _{IH}	2.1 V	_	2.1 V	_
Low output voltage at max 350 uA pull-up current	V _{OL}	0	0.4 V	_	_
Low output voltage, at min 4 mA pull-up current	V _{OL}	_	_	0	0.4V

One-shot circuit

This circuit will provide a low resistance path from I/O to V_{CC} during the transition from LOW to HIGH to help pulling the SCL/SDA bus HIGH. It allows user to use weak pull-up resistance while still meeting rise time requirements.

The one-shot circuit is designed to be triggered only when both input and output are released by external driver, this is to ensure clock synchronization and acknowledgement procedure work properly. Once the one-shot is triggered, it pulls both input and output to V_{CC}/V_{CC2} fast, and it will be turned OFF when the input/output reach voltage near V_{CC}/V_{CC2}. But, in the event where one-shot is turned ON and at the same time external driver is pulling LOW (which might cause the voltage level stuck in the middle of GND and V_{CC}), one-shot circuit will be automatically turned OFF after 400 ns. This feature is to prevent high current flows for long period.

6/17 Doc ID 14721 Rev 2

ST4300 Operation

2.7 ENABLE pin

Setting the ENABLE pin LOW will put ST4300 in low current state where the buffer circuit is disconnected, one-shot circuit is disabled, the pre-charge circuit is turned OFF. If the ENABLE pin is set HIGH after LOW, the start-up sequence as mentioned in *Section 2.1* is executed.



Maximum rating ST4300

3 Maximum rating

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 5. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	-0.3 to 6	V
V _{CC2}	Supply voltage	-0.3 to 6.0	V
I/O	Input/output voltage	-0 C tc 6.0	V
T _{STG}	Storage temperature range	-6:j to +125	°C
ESD	Electrostatic discharge protection (HBM)	±2	kV

3.1 Recommended operating conditions

Table 6. Recommended operating residitions

Min	Тур	Max	Unit
2.7	_	5.5	V
2.7	_	5.5	V
0	_	5.5	V
0	_	5.5	V
-40	_	85	°C
	-		
	Min 2.7 2.7 0 0	Min Typ 2.7 - 2.7 - 0 - 0 -	Min Typ Max 2.7 - 5.5 2.7 - 5.5 0 - 5.5 0 - 5.5

8/17 Doc ID 14721 Rev 2

4 Electrical characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at T_A = 25 °C, V_{CC} = V_{CC2} = 5.5 V

Table 7. Supply specifications

				Value		
Symbol	Parameter	Test conditions	Т	A = 25 °C	;	Unit
			Min	Тур	Max	
I _{SD}	Shutdown current	V _{EN} = 0 V	_	0.1	10	ĮΙΑ
I _{CC}	Supply current of V _{CC}	$V_{CC} = V_{CC2} = 5.5 \text{ V}$ SDAIN = SCLIN = 0 V	_	3.0	4.1	mA
I _{CC2}	Supply current of V _{CC2}		_	2.1	2.9	mA

Table 8. Start-up circuit

			16	0	Value		
	Symbol	Parameter	Test conditions	Т	A = 25 °C	;	Unit
			002	Min	Тур	Max	
	V_{PRE}	Pre-charge voltage	I/O floating	0.8	1.0	1.2	V
	T _{IDLE}	Bus idle time		50	95	150	μs
	V _{IL-EN}	Low level ena. 'e volte יי		-	-	0.3V _{CC}	٧
	V _{IH-EX}	ור, icvel enable voitage		0.45V _{CC}	-	-	V
	I _{EN}	Input current to EN pin	V _{EN} = 0 V or V _{CC}	-	±0.1	±1.0	μΑ
10		Enable delay, on-off		_	10	_	ns
60/6	T _{P-EN}	Enable delay, off-on		_	95	_	μs
0/03		UVLO threshold of V _{CC}		_	2.5	_	V
OF	UVLO	UVLO threshold of V _{CC2}		_	2.0	_	V

Table 9. One-shot circuit

				Value		
Symbol	Parameter	Test conditions	1	A = 25 °C	;	Unit
			Min	Тур	Max	
I _{ONE-SHOT}	One-short current	Positive transition, $V_{CC} = V_{CC2} = 2.7 \text{ V}$ guaranteed by design	_	2	_	mA

Table 10. Buffer circuit

					Value	.10	
	Symbol	Parameter	Test conditions	T	A = 25 °C	CIL	Unit
				Min	Тур	Max	
	V_{IL}	Low level input voltage	V _{CC} and V _{CC2} range = 2.7 V to 5.5 V	PI	_	0.6	V
	V _{IH}	High level input voltage	V _{CC} and V _{CC2} range = 2.7 V to 5.5 V	2.1	_	_	V
	V _{OS_I/O}	Input-output offset voltage	10 KΩ pull un V _{Cu} = (3.3 V V _{I,1} = ().2 V	_	100	175	mV
	V _{OL_I/O}	Output low voltage	SDA, SCL pins, $I_{SINK} = 2 \text{ mA},$ $V_{CC} = V_{CC2} = 2.7 \text{ V}$	0	ı	0.4	V
	$f_{SCL, SDA}$	Operating frequency	Guaranteed by design	_	400		kHz
	C _{IN}	່ທິວ input capacitance	Guaranteed by design	_	-	10	pF
	I _{I/C}	I/O leakage current	SDA, SCL = V _{CC} = 5.5 V, V _{CC2} = 5.5 V	_	_	±10	μΑ
Obsole							

10/17 Doc ID 14721 Rev 2

Table 11. Timing characteristics

					Value		
	Symbol	Parameter	Test conditions	Т	A = 25 °C	,	Unit
				Min	Тур	Max	
	f _{I2C}	I ² C operating frequency	Guaranteed by design	0	_	400	kHz
	t _{BUF}	Bus free time between stop and start condition	Guaranteed by design	1.3	_	_	μs
	t _{hD,STA}	Hold time after (repeated) start condition	Guaranteed by design	0.6	_		μs
	t _{su,STA}	Repeated start setup time	Guaranteed by design	0.6		$C_{T/c}$	μs
	t _{su,STO}	Stop condition setup time	Guaranteed by design	0.6	O _O ,	_	μs
	t _{hD,DAT}	Data hold time	Guaranteed by design	300	_	_	μs
	t _{su,DAT}	Data setup time	Guaranteed by design	100	_	_	μs
	t _{LOW}	Clock low period	Guaranteed by c'esign	1.3	_	_	μs
	t _{HIGH}	Clock high period	Guaraniend by design	0.6	_	_	μs
	t _R	Rise time	10 k Ω oull-up, V _{CC} = 5.5 V	-	-	300	μs
	t _F	Fall time	10 kΩ pull-up, $V_{CC} = 5.5 \text{ V}$	-	-	300	μs
Obsole	ie Pr	Ogio					

5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Figure 3. MSOP-8L package outline




Table 12. MSOP-8L mechanical data

Symbol		Millimeters	
Symbol	Min	Тур	Max
Α	_	_	1.10
A1	0	-	0.15
A2	0.75	0.85	0.95
b	0.22	-	0.40
С	0.08	-	0.23
D	2.80	3.00	3.20
Е	4.65	4.90	5.15
E1	2.80	3.00	3.10
е	_	0.65	<u> </u>
L	0.40	0.60	0.80
L1	_	0.9:	_
L2	_	C.25	_
K	0°	70 -	8°
CCC	- 5	_	0.10
ete Produc	(5)		


6 Applications examples

6.1 Live insertion and capacitance buffering

Figure 4 and Figure 5 show some examples of applications implementing the ST4300 features of hot swap control and capacitance buffer. In a bus where all the cards are connected directly, the backplane must drive the capacitive load of all the cards, which may be quite significant or even higher than the I²C/SMBUS specification. By placing the ST4300 device on every card, the backplane now can only see the capacitance of the ST4300 I/O, which is less than 10 pF on every card, while the whole capacitive loads at the card side is driven by the ST4300. This method increases the number of cards which can be driven by the backplane.

The ST4300 may be used also for applications as shown in Figure 4. V_{CC} and V_{CC2} right have different values and the ST4300 acts as a level translator. Both V_{CC} pins are connected first before SDAIN, SCLIN and ENABLE by a longer connected; to ensure SDAIN and SCLIN is biased to 1 V before these are connected to the backplane bus. The ENABLE pin is pulled LOW by a resistor and having a shorter connector to dispole the ST4300 until all other pins are connected and the transient is settled.

Figure 4. Card hot-swap into backplane using the ST4300 in "Compact PCI system"



14/17 Doc ID 14721 Rev 2

Figure 5 shows a system with two different types of slaves. The first type has higher speed and lower input capacitance while the other type is compatible with lower speed and has higher input capacitance. The ST4300 can be used to isolate the lower speed slave if the host only needs to communicate with the higher speed device and at the same time reduce the capacitance loading at the bus. At the same time, the ST4300 device can operate as a level translator if the power supply to any of the slaves is different from the host.




Figure 5. Buffer/bus extender and level translator application

577

Revision history ST4300

7 Revision history

Table 13. Document revision history

Date	Revision	Changes
21-May-2008	1	Initial release.
30-Apr-2009	2	Document status promoted from Preliminary data to datasheet. Modified: ECOPACK information.

Obsolete Product(s). Obsolete Product(s)

577

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidic rics (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and servings described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 'ig nto 's granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warrancy covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF CANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WEIGHT BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROFERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE "SED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST | roducts with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 14721 Rev 2

17/17