
LTR									Г	REVISI	UNS										
Add ground bounce and latch-up immunity tests. Add 10.1 substitution statement. Editoral thanges throughout. B Changes in accordance with NOR 5962-R041-93. 92-12-29 Monica L. Poelking C Changes in accordance with NOR 5962-R041-93. 92-12-29 Monica L. Poelking D Incorporate NOR 5962-R041-93 and NOR 5962-R095-98. Add V device class level. Add verdor CAGE code F8659. Add device type 03. Add case authines X and Z. Add radiation features for device type 10. Update obligation to include radiation hardness assured requirements for device type 03. In table 1. Correct the test circuit in figure 5 jak F Change I _{Co.} and I _{Co.} maximum limits I for device type 03 in table 1. Correct the test circuit in figure 5 jak G Add appendix A, microcircuit die. Update the bolterplate to include radiation hardness assurance requirements jak REV G G G G G G G G G G G G G G G G G G G	LTR					[DESCR	RIPTIO	N					DA	TE (YI	R-MO-I	DA)		APPI	ROVED	
C Changes in accordance with NOR 5962-R095-98. 99-04-24 Monics L. Poelking	А	Add (ground	bounce	e and la	atch-up	immuı	nity tes					i.	92-07-10			Monica L. Poelking		9		
D Incorporation NOR 5682-R041-93 and NOR 5682-R065-98. Add V device class level. Add vendor CAGE code F8859. Add device type 03. Add case outlines X and Z. Add radiation features for device type 03. Add case outlines X and Z. Add radiation features for device type 03. Incorporation of the process of t	В	Chan	iges in	accord	lance w	rith NO	R 5962	:-R041-	-93.						92-1	2-29		Mon	Monica L. Poelking		9
level. Add vendor CAGE code F8899. Add device type 03. Add case outlines X and Z. Add radiation features for device type 01. Update bolierplate to MIL-PRF-38535 requirements LTG E	С	Chan	iges in	accord	lance w	ith NO	R 5962	?-R095-	-98.						98-0	4-24		Mon	ica L. I	Poelking	9
This Drawing is available For Using Earth	D	level.	Add vo Z. Add	endor (radiati	CAGE on feat	code F8 ures foi	8859. A device	dd dev	ice typ	e 03. A	dd cas	e outlin			02-0	7-12		Thoi	mas M	Hess	
This Darming is available Preparation	E	to inc	lude ra	diation	n hardne	ess ass	sured re						plate		04-0	9-09		Tho	mas M	Hess	
REV	F						mits I f	or devi	ce type	: 03 in t	able I.	Correc	ct the		05-0	8-31		Thoi	Thomas M. Hess		
REV G G G G G G G G G G G G G G G G G G	G														07-0	3-07		Tho	mas M	Hess	
SHEET 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29																					
REV G G G G G G G G G	REV	G	G	G																	
SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14	SHEET	15	16		G	G	G	G	G	G	G	G	G	G	G	G					
PREPARED BY Jeffery Tunstall STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A PREPARED BY Jeffery Tunstall DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil MICROCIRCUIT, DIGITAL, ADVANCED CMOS, QUAD TWO-INPUT NAND GATE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON SIZE AGE CODE A 67268 5962-87699 SHEET																					
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, ADVANCED CMOS, QUAD TWO-INPUT NAND GATE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON SIZE CAGE CODE A 67268 SHEET			-		18 REV	19		21 G	22 G	23 G	24 G	25 G	26 G	27 G	28 G	29 G	_				
STANDARD MICROCIRCUIT DRAWING APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, ADVANCED CMOS, QUAD TWO-INPUT NAND GATE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON REVISION LEVEL AMSC N/A CHECKED BY Ray Monnin CHECKED BY Ray Monnin APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, ADVANCED CMOS, QUAD TWO-INPUT NAND GATE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON SIZE CAGE CODE A 67268 SHEET	PMIC N/A				18 REV SHE	19 ET	20	21 G	22 G	23 G	24 G	25 G	26 G	27 G	28 G	29 G	_				
MICROCIRCUIT DRAWING APPROVED BY Michael A. Frye APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, ADVANCED CMOS, QUAD TWO-INPUT NAND GATE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON AMSC N/A REVISION LEVEL G SHEET					18 REV SHE	19 ET	20 BY	21 G 1	22 G	23 G	24 G	25 G 5	26 G 6	27 G 7	28 G 8	29 G 9	10	11	12	13	
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A APPROVED BY Michael A. Frye MICROCIRCUIT, DIGITAL, ADVANCED CMOS, QUAD TWO-INPUT NAND GATE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON SIZE CAGE CODE A 67268 SHEET	CTA	NDAF			18 REV SHE PREI	19 EET PARED	20 BY Tunstal	21 G 1	22 G	23 G	24 G	25 G 5	26 G 6	27 G 7	28 G 8	29 G 9	10	11 COL	12 -UME	13	
FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE BROWNING APPROVAL DATE DRAWING APPROVAL DATE BROWNING A	MICRO	CIRC	CUIT		18 REV SHE PREI	19 PARED effery 1	20 BY unstal	21 G 1	22 G	23 G	24 G	25 G 5	26 G 6	27 G 7	28 G 8	29 G 9	10 NTER O 432	11 R COL 218-3	12 -UME	13	
DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE COMPATIBLE INPUTS, MONOLITHIC SILICON	MICRO DRA	OCIRO AWIN	CUIT G	17	18 REV SHE PREI J CHE	ET PARED effery 1 CKED ay Mon	20 BY Funstal BY nin	21 G 1	22 G	23 G	24 G	25 G 5	26 G 6	27 G 7	28 G 8	29 G 9	10 NTER O 432	11 R COL 218-3	12 -UME	13	
AMSC N/A REVISION LEVEL G SIZE CAGE CODE A 67268 5962-87699 SHEET	MICRO DRA THIS DRAWIN FOR U DEPA	OCIRO AWIN NG IS A ISE BY A RTMEN	CUIT G VAILAE ALL TS	17	18 REV SHE PREI J CHE	ET PARED effery 1 CKED ay Mon	20 BY Funstal BY nin	21 G 1	22 G	23 G	G 4	25 G 5	26 G 6	27 G 7 SE SI DLUM http	28 G 8 UPPL BUS, :://ww	29 G 9 Y CE OHIO	NTER O 432 cc.dl	11 R COL 218-3 a.mil	12 -UME 990	13 3US	14
AMSC N/A G A 67268 SHEET	MICRO DRA THIS DRAWIN FOR U DEPA AND AGEN	NG IS A ISE BY A RTMEN NCIES (CUIT G VAILAE ALL TS OF THE	17	18 REV SHE PREI J CHE R:	19 PARED of the second of the	BY nin D BY A. Frys	21 G 1	22 G 2	23 G	G 4 MIC QU	25 G 5 DI	26 G 6	27 G 7 SE SI DLUM http	28 G 8 JPPL BUS, o://ww	29 G 9 Y CE OHIO W.ds	NTER O 432 Sec.dl	11 R COL 218-3 a.mil	12 -UME 990	13	14
SHEET	MICRO DRA THIS DRAWIN FOR U DEPA AND AGEN	NG IS A ISE BY A RTMEN NCIES (CUIT G VAILAE ALL TS OF THE	17	18 REV SHE PREI J CHE R:	19 PARED of the second of the	D BY APPRO	21 G 1	22 G 2	23 G	G 4 MIC QU	25 G 5 DI	26 G 6	27 G 7 SE SI DLUM http	28 G 8 JPPL BUS, o://ww	29 G 9 Y CE OHIO W.ds	NTER O 432 Sec.dl	11 R COL 218-3 a.mil	12 -UME 990	13	14
	THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	OCIRO AWIN NG IS A ISE BY A RTMEN NCIES O NT OF D	CUIT G VAILAR ALL TS DF THE DEFEN	17	18 REV SHE PREI J CHE R: APP M DRA'	19 PARED effery T CKED ay Mon	BY Funstal D BY A. Frys	21 G 1	22 G 2	23 G	G 4 MIC QU, CO	25 G 5 DI	26 G 6	27 G 7 SE SI OLUM http	28 G 8 UPPL BUS, E://ww	29 G 9 Y CE OHIO W.ds	NTER O 432 cc.dl	COL 218-3: a.mil	J2 JUME 990	13 SUS MOS,	14

DSCC FORM 2233 APR 97

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes M, B, and Q) and space application (device classes S and V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following examples.



- 1.2.1 RHA designator. Device classes B, S, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACT00	Quad 2-input NAND gate, TTL compatible inputs
02	54ACT11000	Quad 2-input NAND gate, TTL compatible inputs
03	54ACT00	Quad 2-input NAND gate, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	<u>Device requirements documentation</u>
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
B, S, Q, or V	Certification and qualification to MIL-PRF-38535.

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
Χ	CDFP3-F14	14	Flat pack
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
Z	GDFP1-G14	14	Flat pack with gullwing leads
2	CQCC1-N20	20	Square leadless chip carrier

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/2/

D(D(D(D(St	upply voltage range (V_{CC})	-0.5 V dc to V_{CC} +0.5 V dc -0.5 V dc to V_{CC} +0.5 V dc ± 20 mA ± 50 mA ± 100 mA $\underline{3}/$ -65°C to +150°C
	Case outline X	
	All other case outlines except case X	
	nermal resistance, junction-to-case (θ_{JC})	
	ınction temperature (T _J)	
Ca	ase operating temperature (T _C)	-55°C to +125°C
1.4 <u>R</u>	ecommended operating conditions. 2/ 4/	
Sı	upply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
	put voltage range (V _{IN})	
	utput voltage range (V _{OUT})	
M	aximum low level input voltage (V _{IL})	
		0.8 V dc at $V_{CC} = 5.5 \text{ V dc}$
M	inimum high level input voltage (V _{IH})	
0		2.0 V dc at $V_{CC} = 5.5 \text{ V dc}$
	ase operating temperature range (T _C)	-55°C to +125°C
III	put rise and fall rate (t_r , t_f) maximum: V_{CC} = 4.5 V	10 ns/\/
	V _{CC} = 5.5 V	8 0 ns/V
	aximum high level output current (I _{OH})	
	aximum low level output current (I _{OL})	
1.5 <u>R</u>	adiation features. evice type 01:	
	Maximum total dose available (dose rate = 50 – 300 rads (Si)/s)	
_	Maximum total dose available (dose rate = 50 – 300 rads (Si)/s)	

Limits are based on characterization, but not production tested unless specified by the customer through the purchase order or contract.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the <u>1</u>/ maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

Unless otherwise specified, all voltages are referenced to GND.

<u>2</u>/ <u>3</u>/ For packages with multiple V_{CC} and $\stackrel{.}{\text{GND}}$ pins, this value represents the maximum total current flowing into or out of all V_{CC} or GND pins.

Unless otherwise specified, the values listed above shall apply over the full V_{CC} and T_C recommended operating range.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http:

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

JESD 78 - IC Latch-Up Test

(Copies of this document is available online at www.eia.org/ or from the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of semiconductor Devices.

(Copies of these documents are available online at http://www.astm.org or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA, 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
 - 3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes B, S, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Ground bounce waveforms and test circuit</u>. The ground bounce waveforms and test circuit shall be as specified on figure 4.
 - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes B, S, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes B, S, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes B, S, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes B, S, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 5

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $4.5 \text{ V} \le V_{CC} \le 5.5$ unless otherwise specific	5 V	Device type <u>4</u> / and device class	V _{CC}	Group A subgroups	Limits <u>5</u> /		Unit
High level output voltage 3006	V _{OH1} <u>6</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu\text{A}$		All All	4.5 V	1, 2, 3	Min 4.4	Max	V
	V _{OH2} 7/8/	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND		All All	5.5 V	1, 2, 3	5.4		V
		I _{OH} = -50 μA	M D P, L, R	01 B, S, Q, V		1	5.4 5.4 5.4		
	V _{OH3} <u>7</u> / <u>8</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND		All All	5.5 V	1, 2, 3	5.4		V
		I _{OH} = -24 mA	M D P, L, R	01 B, S, Q, V		1	3.7 3.7 3.7		
	V _{OH4} <u>6</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24 \text{ mA}$		All All	5.5 V	1, 2, 3	4.7		V

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 6

	٦	ΓABLE IA. <u>Electrical </u>	oerformand	ce characteristic	<u>s</u> – Contir	nued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	$ \begin{array}{c} \text{Conditions} \\ \text{-55°C} \leq \text{T}_{\text{C}} \leq \text{+125} \\ \text{4.5 V} \leq \text{V}_{\text{CC}} \leq 5 \\ \text{unless otherwise s} \end{array} $	°C <u>2</u> / <u>3</u> / 5.5 V	Device type <u>4/</u> and device class	V _{CC}	Group A subgroups	Limits <u>5</u> /		Unit
							Min	Max	
High level output voltage 3006	V _{OH5} <u>7</u> / <u>8</u> / <u>9</u> /	For all inputs affectioutput under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs	ng	All All	5.5 V	1, 2, 3	3.85		V
		$V_{IN} = V_{CC}$ or GND							
		I _{OH} = -50 mA	М	01		1	3.85		
			D	B, S, Q, V			3.85		-
			P, L, R				3.85		-
Low level output voltage	V _{OL1} <u>6</u> /	For all inputs affecti output under test,		All	4.5 V	1, 2, 3		0.1	V
3007		$\begin{split} &V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\ &V_{\text{IH}} = 2.0 \text{ V} \\ &V_{\text{IL}} = 0.8 \text{ V} \\ &\text{For all other inputs} \\ &V_{\text{IN}} = V_{\text{CC}} \text{ or GND} \\ &I_{\text{OL}} = 50 \mu\text{A} \end{split}$		All					
	V _{OL2} <u>7</u> / <u>8</u> /	For all inputs affecti output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND	ng	All All	5.5 V	1, 2, 3		0.1	V
		I _{OL} = 50 μA	М	01	-	1		0.1	
			D	B, S, Q, V				0.1	
			P, L, R					0.1	_
	V _{OL3}	For all inputs affecti		All	4.5 V	1, 3		0.4	V
	<u>7</u> / <u>8</u> /	output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$		B, S, Q, V		2		0.5	-
		V _{IL} = 0.8 V		All	1	1		0.4	
		For all other inputs $V_{IN} = V_{CC}$ or GND		М		2, 3		0.5	-
		$I_{OL} = 24 \text{ mA}$	М	01	1	1		0.4	1
		-OL 2	D	B, S, Q, V		•			
								0.4	
			P, L, R					0.4	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 7

TABLE IA. <u>Electrical performance characteristics</u> – Continued.									
Test and MIL-STD-883 test method <u>1</u> /	Symbol	$ \begin{array}{c} \text{Conditions} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125 \\ 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5 \\ \text{unless otherwise s} \end{array} $	5°C <u>2</u> / <u>3</u> / 5.5 V	Device type <u>4/</u> and device class	V _{CC}	Group A subgroups	Lim	its <u>5</u> /	Unit
							Min	Max	
Low level output voltage 3007	V _{OL4} <u>6</u> /	For all inputs affect output under test, $V_{IN} = V_{IH}$ or V_{IL}		All B, S, Q, V	5.5 V	1, 3		0.4	V
0007		V _{IH} = 2.0 V				2		0.5	
		$V_{IL} = 0.8 V$ For all other inputs $V_{IN} = V_{CC}$ or GND		All M		1		0.4	
		I _{OL} = 24 mA				2, 3		0.5	
	V _{OL5} <u>7</u> / <u>8</u> / <u>9</u> /	For all inputs affect output under test, V _{IN} = V _{IH} or V _{IL} V _{IH} = 2.0 V V _{IL} = 0.8 V		All All	5.5 V	1, 2, 3		1.65	
		For all other inputs V _{IN} = V _{CC} or GND							
		I _{OL} = 50 mA	M	01		1		1.65	
			D	B, S, Q, V				1.65	
			P, L, R					1.65	
Positive input clamp voltage 3022	V _{IC+} 7/8/	For input under tes	t	All B, S, Q, V	GND	1	0.4	1.5	V
			М	01		1	0.4	1.5	
			D	B, S, Q, V			0.4	1.5	
			P, L, R				0.4	1.5	
Negative input clamp voltage 3022	V _{IC-} 7/ <u>8</u> /	For input under tes	t	All B, S, Q, V	Open	1	-0.4	-1.5	V
			M	01		1	-0.4	-1.5	
			D	B, S, Q, V			-0.4	-1.5	
			P, L, R				-0.4	-1.5	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 8

	TABLE IA. <u>Electrical performance characteristics</u> – Continued.								
Test and MIL-STD-883 test method <u>1</u> /	Symbol	$\label{eq:condition} \begin{array}{c} Conditior \\ -55^{\circ}C \leq T_{C} \leq +12 \\ 4.5 \text{ V} \leq V_{CC} \leq \\ unless \text{ otherwise} \end{array}$	25°C <u>2</u> / <u>3</u> / 5.5 V	Device type <u>4/</u> and device class	V _{CC}	Group A subgroups	Limi	its <u>5</u> /	Unit
							Min	Max	
Input current high	I _{IH}	For input under to	est,	All	5.5 V	1		0.1	μА
3010	<u>7</u> / <u>8</u> /	$V_{IN} = V_{CC}$ For all other input	ts.	B, S, Q, V		2		1.0	
		$V_{IN} = V_{CC}$ or $\dot{G}N$		All M		1		0.1	
						2, 3		1.0	
			М	01		1		0.1	
			D	B, S, Q, V				0.1	-
			P, L, R					0.1	-
Input current low	I _{IL}	For input under to		All	5.5 V	1		-0.1	μА
3009	<u>7</u> / <u>8</u> /	V _{IN} = GND For all other input	te	B, S, Q, V		2		-1.0	
		$V_{IN} = V_{CC}$ or GN		All		1		-0.1	-
				М		2, 3		-1.0	-
			М	01		1		-0.1	-
			D	B, S, Q, V				-0.1	-
			P, L, R					-0.1	-
Input capacitance	C _{IN}	See 4.4.1c	Ι, Ε, ΙΧ	All	GND	4		10	pF
3012		T _C = +25°		All				10	•
Power dissipation capacitance	C _{PD}	See 4.4.1c T _C = +25°		01, 03 All	5.0 V	4		50	pF
сараснансе	<u>10</u> /	1 _C = +25		02				65	-
0.0000		Facility () doubt	. 1	All	5.5.7			4.0	
Quiescent supply current delta, TTL	Δl _{CC} <u>7</u> / <u>8</u> /	For input under to $V_{IN} = V_{CC} - 2.1$		01, 02 B, S, Q, V	5.5 V	3		1.6	mA
input levels	11/ <u>0</u> / 11/	For all other input	ts,	03		1, 2 1, 2, 3		1.6	-
3005		$V_{IN} = V_{CC}$ or GN	D	B, S, Q, V		1, 2, 3		1.0	
				All M		1, 2, 3		1.6	
			М	01		1		1.0	-
			D	B, S, Q, V				1.0	-
			P, L, R					3.0	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 9

	T/	ABLE IA. <u>Electrical performa</u>	nce cnaracteristics	<u>s</u> – Continu	ued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Conditions $ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \ \underline{2}/\underline{3} \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ \text{unless otherwise specifie} $	and	V _{cc}	Group A subgroups	Lin	nits <u>5</u> /	Unit
						Min	Max	
Quiescent supply current output high	I _{CCH}	For all inputs, V _{IN} = GND	01, 02	5.5 V	1		1.0	μА
3005	<u>7</u> / <u>8</u> /		B, S, Q, V		2		20.0	
			03	5.5 V	1		2.0	
			All		2, 3		40.0	
			01, 02		1		4.0	
			M		2, 3		80.0	
		M	01		1		75.0	
		D	B, S, Q, V				300.0	
		P, L, R					1.0	mA
		M, D, P, L, F	R, F 03	5.5 V	1		50.0	μА
		12/	Q, V					
Quiescent supply current output low	I _{CCL}	For all inputs, $V_{IN} = V_{CC}$	01, 02	5.5 V	1		1.0	μА
3005	<u>7</u> / <u>8</u> /		B, S, Q, V		2		20.0	
			03	5.5 V	1		2.0	
			All		2, 3		40.0	
			01, 02		1		4.0	
			М		2, 3		80.0	
		M	01		1		75.0	
		D	B, S, Q, V				300.0	
		P, L, R					1.0	mA
		M, D, P, L, F 12/	R, F 03 Q, V	5.5 V	1		50.0	μΑ
Low level ground bounce noise	V _{GBL} 13/	V_{LD} = 2.5 V I_{OL} = +24 mA See figure 4	All B, S, Q, V	4.5 V	4		1200	mν
High level ground bounce noise	V _{GBH} <u>13</u> /	V_{LD} = 2.5 V I_{OH} = -24 mA See figure 4	All B, S, Q, V	4.5 V	4		1500	m√
Latch-up input/ output over-voltage	I _{CC} (O/V1) 14/	$\begin{array}{l} t_{w} \geq 100 \; \mu s \\ t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; m s \\ 5 \; \mu s \leq t_{f} \leq 5 \; m s \\ V_{test} = 6.0 \; V \\ V_{CCQ} = 5.5 \; V \\ V_{over} = 10.5 \; V, \; See \; 4.4.1 b \end{array}$	All B, S, Q, V	5.5 V	2		200	m/
Latch-up input/ output positive over-current	I _{CC} (O/I1+) <u>14</u> /	$\begin{array}{l} t_{w} \geq 100 \; \mu s \\ t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; m s \\ 5 \; \mu s \leq t_{f} \leq 5 \; m s \\ V_{test} = 6.0 \; V \\ V_{CCQ} = 5.5 \; V \\ I_{trigger} = +120 \; mA, \; See \; 4.4.7 \end{array}$	All B, S, Q, V	5.5 V	2		200	m/
See footnotes at end o	f table.							
	STANDA CIRCUIT	RD DRAWING	SIZE A			5	962-87	699
DEFENSE SU		TER COLUMBUS		REVISION	N LEVEL G	SHI	EET 10	

		Conditions	Device	V_{CC}	Group A			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	-55°C \leq T _C \leq +125°C \geq 4.5 V \leq V _{CC} \leq 5.5 V unless otherwise specific	type <u>4</u> / and	Vcc	subgroups	Limit	ts <u>5</u> /	Unit
						Min	Max	
.atch-up input/ output negative over-current	I _{CC} (O/I1-) 14/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ I_{\text{trigger}} &= -120~\text{mA},~\text{See}~4.4. \end{split}$	All B, S, Q, V	5.5 V	2		200	mA
atch-up supply over-voltage	I _{CC} (O/V2) 14/	$\begin{split} t_w & \geq 100 \; \mu s \\ t_{cool} & \geq t_w \\ 5 \; \mu s \leq t_r \leq 5 \; ms \\ 5 \; \mu s \leq t_f \leq 5 \; ms \\ V_{test} & = 6.0 \; V \\ V_{CCQ} & = 5.5 \; V \\ V_{over} & = 9.0 \; V, \; See \; 4.4.1b \end{split}$	All B, S, Q, V	5.5 V	2		100	mA
ruth table test output voltage 3014	7/ 8/ 15/	V_{IL} = 0.4 V V_{IH} = 2.4 V Verify output V_{O} See 4.4.1e	All All	4.5 V	7, 8	L	Н	
		M	01	_	7	L	Н	
		D	B, S, Q, V			L	Н	
		P, L,	R			L	Н	
		V_{IL} = 0.40 V V_{IH} = 2.40 V Verify output V _O , See 4.4.	All M	5.5 V	7, 8	L	Н	
Propagation delay time, data to	t _{PHL} ,	C _L = 50 pF minimum	01, 03	4.5 V	9, 11	1.0	9.0	ns
output, nA, nB to nY	t _{PLH} 7/8/	$R_L = 500\Omega$ See figure 5	B, S, Q, V	-	10	1.0	9.5	
3003	<u>16</u> / <u>17</u> /	general services	02 B, S, Q, V		9, 11	1.0	10.9	
					10	1.0	13.3	
			01, 03 M		9	1.0	9.0	
			IVI		10, 11	1.0	9.5	
			02 M		9	1.0	10.9	
					10, 11	1.0	13.3	
		M	01		9	1.0	9.0	
		D P, L,	B, S, Q, V			1.0	9.0	
0	heet.	Ι, Ε,				1.0	3.0	
See footnotes on next s								

REVISION LEVEL

G

SHEET

11

DSCC FORM 2234 APR 97

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

TABLE IA. Electrical performance characteristics - Continued.

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. \(\Delta \text{ICC} \)), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table IA herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
 - a. V_{IC} (pos) tests, the GND terminal can be open. $T_C = +25$ °C.
 - b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. T_C = +25°C.
 - c. All I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 supplied to this drawing have been characterized through all levels M, D, P, L, and R of irradiation. However, this device is only tested at the 'R' level. Pre and Post irradiation values are identical unless otherwise specified in Table IA. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
 - RHA parts for device type 03 supplied to this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, this device is only tested at the 'F' level. Pre and Post irradiation values are identical unless otherwise specified in Table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25$ °C.
- 4/ The word "All" in the device type and device class column, means limits for all device types and classes.
- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 6/ For device classes B, S, Q, and V, this test is guaranteed, if not tested, to the limits specified in table IA.
- 7/ RHA samples do not have to be tested at -55°C and +125°C postirradiation.
- 8/ When performing postirradiation electrical measurements for RHA level, $T_A = +25$ °C. Limits shown are guaranteed at $T_A = +25$ °C ± 5 °C.
- 9/ Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum. This test may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = 2.0 V or 0.8 V.
- Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$. The dynamic current consumption, $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + n \times d \times \Delta I_{CC}$. For both P_D and I_S , $I_S = I_S + I_S +$
- This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1 \text{ V}$ (alternate method). Classes B, S, Q, and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limits is equal to the number of inputs at a high TTL input level times ΔI_{CC} maximum limits, and the preferred method and limits are guaranteed.
- $\underline{12}\!/$ The maximum limit for this parameter at 100 krads (Si) is 2 $\mu A.$
- This test is for qualification only. Ground bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I_{OL} maximum and I_{OH} maximum = ± 24 mA, for example) and 50 pF of load capacitance (see figure 4). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse (t_r = t_f = 3.5 ± 1.5 ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 M Ω impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (see figure 4). The device inputs are then conditioned such that the output under test is at a high nominal V_{OH} level. The high level ground bounce measurement is then measured from nominal V_{OH} level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 12

TABLE IA. Electrical performance characteristics - Continued.

- 14/ See EIA/JEDEC STD. No. 78 for electrically induced latch-up test methods and procedures. The values listed for I_{trigger} and V_{over} are to be accurate within ±5 percent.
- Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V; high inputs = 2.4 V and low inputs = 0.4 V. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883, already incorporated. Functional tests at V_{CC} = 4.5 V are worst case for RHA specified devices.
- $\frac{16}{\text{C}} = 4.5 \text{ V at T}_{\text{C}} = +125^{\circ}\text{C for sample testing and at V}_{\text{CC}} = 4.5 \text{ V at T}_{\text{C}} = +125^{\circ}\text{C for sample testing and at V}_{\text{CC}} = 4.5 \text{ V at T}_{\text{C}} = +25^{\circ}\text{C for screening.}$ Other voltages of V_{CC} and temperatures are guaranteed, if not tested, see 4.4.1d.
- AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

TABLE IB. SEP test limits. 1/ 2/

Device type	SEP	T _C = temperature ±10°C	V _{CC}	Effective LET
01	SEL	+25°C	5.5 V	≥ 120 MeV-cm ² /mg
03	SEL	+25°C	5.5 V	≥ 93 MeV-cm²/mg

- 1/ For SEP test conditions, see 4.4.5.2 herein.
- Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

Device types	01 and (03		02
Case outlines	C, D, X, and Z	2	E	2
Terminal number		Terminal s	ymbol	
1	1A	NC	1A	NC
2	1B	1A	1Y	V_{CC}
3	1Y	1B	2Y	2B
4	2A	1Y	GND	2A
4 5 6	2B	NC	GND	1B
6	2Y	2A	3Y	NC
7	GND	NC	4Y	1A
8 9	3Y	2B	4B	1Y
9	3A	2Y	4A	2Y
10	3B	GND	3B	GND
11	4Y	NC	3A	NC
12	4A	3Y	V_{CC}	GND
13	4B	3A	V_{CC}	3Y
14	V_{CC}	3B	2B	4Y
15		NC	2A	4B
16		4Y	1B	NC
17		NC		4A
18		4A		3B
19		4B		3A
20		V_{CC}		V_{CC}

NC = No connection

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 13

All device types						
Inp	outs	Output				
nA	nB	nY				
L	L	Н				
Н	L	Н				
L	Н	Н				
Н	Н	L				

H = High voltage level L = Low voltage level

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 14




NOTE: Resistor and capacitor tolerances = $\pm 10\%$

FIGURE 4. Ground bounce waveforms and test circuit.

	T		
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 15





NOTES:

- 1. C_L = pF minimum or equivalent (includes test jig and probe capacitance).
- 2. $R_L = 500\Omega$ or equivalent.
- 3. R_T = 50 Ω or equivalent.
- 4. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3 ns; $t_f \leq$ 3 ns; duty cycle = 50 percent. 5. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 6. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 16

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes B, S, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes B, S, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute the first 7 test requirements of table IIA herein.
 - (4) For device class M, unless otherwise specified, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed.
 - (5) Static burn-in, device classes B and S, test condition A, method 1015 of MIL-STD-883 (unless otherwise specified in the QM plan). Test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table IA of method 1015 for class B devices.
 - (a) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to $V_{CC}/2 \pm 0.5 \text{ V}$. Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5 \text{ V}$. R1 = 220Ω to 47 k Ω .
 - (b) For static burn-in II, all inputs shall be connected through the R1 resistors to V_{CC} . Outputs may be open or connected to $V_{CC}/2 \pm 0.5$ V. Resistors R1 are optional on open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5$ V. R1 = 220Ω to 47 k Ω .
 - (c) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
 - (6) Dynamic burn-in, device classes B and S, test condition D, method 1015 of MIL-STD-883 (unless otherwise specified in the QM plan).
 - (a) Input resistors = 220Ω to $2 k\Omega \pm 20$ percent.
 - (b) Output resistors = $220\Omega \pm 20$ percent.
 - (c) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 17

- (d) All inputs shall be connected through the resistors in parallel to a common clock pulse (CP). Outputs shall be connected through the resistors to $V_{\rm CC}/2 \pm 0.5 \ V$.
- (e) CP = 25 kHz to 1 MHz square wave; duty cycle = 50 percent \pm 15 percent; V_{IH} = 4.5 V to V_{CC} , V_{IL} = 0 V \pm 0.5 V; t_r , t_f \leq 100 ns.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

4.2.2 Additional criteria for device classes B, S, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class S or V beyond the requirements of device class B or Q shall be as specified in MIL-PRF-38535, appendix B.

4.2.3 Percent Defective Allowable (PDA).

- a. The PDA for class S or V devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. Static burn-in I and II failures shall be cumulative for determining the PDA.
- c. The PDA for class B or Q devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
- d. The PDA for class M devices shall be in accordance with MIL-PRF-38535, appendix A for static burn-in and dynamic burn-in.
- e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table IA, subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 18

- 4.3 <u>Qualification inspection for device classes B, S, Q, and V</u>. Qualification inspection for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups 1/ (in accordance with MIL-STD-883, method 5005, table I)		(in accor	oups <u>1</u> / dance with 3535, table III)	
	Device class M	Device <u>2</u> / class B	Device <u>2</u> / class S	Device class Q	Device class V
Interim electrical parameters, method 5004		1	1	1	1
Static burn-in I, method 1015 (see 4.2.1a)	<u>3</u> /	Not required	Required <u>4</u> /	Not required	Required <u>4/</u>
Interim electrical parameters, method 5004 (see 4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Static burn-in II, method 1015 (see 4.2.1a)	<u>3</u> /	Required 6/	Required <u>4</u> /	Required 6/	Required 4/
Interim electrical parameters, method 5004 (see 4.2.1b)		1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /
Dynamic burn-in I, method 1015 (see 4.2.1a)	<u>3</u> /	Not required	Required <u>4</u> /	Not required	Required 4/
Interim electrical parameters, method 5004 (see 4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Final electrical parameters, method 5004	<u>2</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / <u>6</u> / 1, 2, 7, 9	<u>2</u> / 1, 2, 7, 9	<u>2</u> / <u>6</u> / 1, 2, 3, 7, 8, 9,10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements method 5005 (see 4.4.1)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group B end-point electrical parameters, method 5005 (see 4.4.2)			<u>5</u> / 1, 2, 3, 7, 8, 9, 10, 11		
Group C end-point electrical parameters, method 5005 (see 4.4.3)	1, 2, 3	<u>5</u> / 1, 2		<u>5</u> / 1, 2, 3	<u>5</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters, method 5005 (see 4.4.4)	1, 2, 3	1, 2	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters, method 5005 (see 4.4.5)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	19

TABLE IIA. Electrical test requirements - Continued.

- 1/ Blank spaces indicate tests are not applicable.
- 2/ PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).
- 3/ The burn-in shall meet the requirements of 4.2.1a herein.
- 4/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with test method 5004 of MIL-STD-883. For preburn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.
- 5/ Delta limits, as specified in table IIB, shall be required only on table IA, subgroup 1. The delta values shall be computed with reference to the previous interim electrical parameters.
- 6/ The device manufacturer may at his option either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias; or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table IIA).

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameter <u>1</u> /	Symbol	Device type	Delta limits
Supply current	I _{CCH} , I _{CCL}	01	±100 nA <u>2</u> /
		03	±150 nA
Supply current delta	ΔI_{CC}	03	±0.4 mA
Input current low level	I _{IL}	03	±20 nA
Input current high level	I _{IH}	03	±20 nA
Output voltage low level	V _{OL}	03	±0.04 V
$V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA}$			
Output voltage high level $V_{CC} = 5.5 \text{ V}, I_{OH} = -24 \text{ mA}$	V _{OH}	03	±0.20 V

^{1/} These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Latch-up and ground bounce tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up and ground bounce tests, test all applicable pins on five devices with zero failures.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For C_{IN} and C_{PD} , test all applicable pins on five devices with zero failures.
- d. For device classes B, S, Q, and V, subgroups 9 and 11 tests shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 20

^{2/} Guaranteed, if not tested.

- e. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table on figure 2 herein. The test vectors used to verify the truth table shall test all possible input to output logic patterns. For device classes B, S, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- 4.4.2 <u>Group B inspection</u>. When applicable, the group B inspection end-point electrical parameters shall be as specified in table IIA herein. For device class S steady-state life tests, the test circuit shall be maintained by the manufacturer and shall be made available to the acquiring or preparing activity upon request.
 - 4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
 - 4.4.3.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes B, S, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes B, S, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, after exposure, to the subgroups specified in table IIA herein.
 - c. RHA tests for device classes M, B, S, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
 - d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table IA for subgroups specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 21

- 4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
 - a. Device type 01:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω +20%, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω +20%, and all outputs are open.
 - b. Device type 03:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc ±5%, V_{IN} = 5.0 V dc +10%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc ±5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- 4.4.5.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.5.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le$ angle $\le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^6$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 microns in silicon.
 - e. The upset test temperature shall be +25°C and the latchup test temperature is maximum rated operating temperature +10°C
 - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
 - g. For SEP test limits, see table IB herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 22

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.
 - 6.1.2.1 Substitution data

New PIN	Old PIN
5962-8769901MCA	5962-8769901CA
5962-8769901MDA	5962-8769901DA
5962-8769901M2A	5962-87699012A
5962-8769902MEA	5962-8769902EA
5962-8769902M2A	5962-87699022A


- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 Sources of supply for device classes B, S, Q, and V. Sources of supply for device classes B, S, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information.</u> When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latch-up (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 23

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

A.1.2 PIN. The PIN is as shown in the following example:



A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
03	54ACT00	Quad 2-input NAND gate, TTL compatible inputs

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

<u>Device class</u> <u>Device requirements documentation</u>

Q or V Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 24

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.2 <u>Die bonding pad locations and electrical functions</u>.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.3 Interface materials.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u> <u>Figure number</u>

03 A-1

- A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 25

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.
 - A.3.2.1 Die physical dimensions. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
 - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
 - A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.
 - A.3.2.5 <u>Truth table</u>. The truth table shall be as defined in paragraph 3.2.3 herein.
 - A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 26

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
 - a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
 - b. 100% wafer probe (see paragraph A.3.4 herein).
 - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 27

Die physical dimensions.


Die size: $1991 \times 1281 \mu m$

Die thickness: $285 \pm 25 \mu m$

Die bonding pad locations and electrical functions.

Optional manufacturer's logo

14



7

Pad size: Pad numbers 1 to 6 and 8 to 13: $100 \text{ x } 100 \text{ } \mu\text{m}$

Pad numbers 7 (GND) and 14 (V $_{CC}$): $\,$ 100 x 280 μm

NOTE: Pad numbers reflect terminal numbers when placed in case outline X (see figure 1).

FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 28

Interface materials.

Top metallization: Al Si Cu $0.85~\mu m$

Backside metallization: None

Glassivation.

Type: P. Vapox + Nitride Thickness: $5000\text{\AA} - 7000\text{\AA}$

Substrate: Silicon

Assembly related information.

Substrate potential: Floating or tied to GND

Special assembly instructions: Bond pad #14 (V_{CC}) first

FIGURE A-1 – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87699
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 29

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-03-07

Approved sources of supply for SMD 5962-87699 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

G		,, .
Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1/</u> 5962-8769901MCA	number 27014	PIN <u>2</u> / 54ACT00DMQB
5902-070990 NVCA	01295	SNJ54ACT00DWQB
	0C7V7	54ACT00DMQB
5962-8769901MDA	27014	54ACT00FMQB
	01295 0C7V7	SNJ54ACT00W 54ACT00FMQB
5962-8769901M2A	27014	54ACT00LMQB
	01295	SNJ54ACT00FK
5962-8769901BCA	0C7V7 27014	54ACT00LMQB JM54ACT00BCA
5902-0709901BCA	0C7V7	JIVID4ACTUUBCA
5962-8769901BDA	27014	JM54ACT00BDA
	0C7V7	
5962-8769901B2A	27014 0C7V7	JM54ACT00B2A
5962-8769901SCA	<u>3</u> /	JM54ACT00SCA-RH
5962-8769901SDA	<u>3</u> /	JM54ACT00SDA-RH
5962-8769901S2A	<u>3</u> /	JM54ACT00S2A-RH
5962R8769901B2A	<u>3</u> /	JM54ACT00B2A-RH
5962R8769901BCA	<u>3</u> /	JM54ACT00BCA-RH
5962R8769901BDA	<u>3</u> /	JM54ACT00BDA-RH
5962R8769901S2A	27014	JM54ACT00S2A-RH
5962R8769901SCA	27014	JM54ACT00SCA-RH
5962R8769901SDA	27014	JM54ACT00SDA-RH
5962R8769901SZA	27014	JM54ACT00SZA-RH
5962-8769902MEA	3V146	54ACT11000/BEA
5962-8769902M2A	3V146	54ACT11000/B2A
5962-8769903VXA	3/	54ACT00K02V
5962-8769903QXA	3/	54ACT00K02Q
5962-8769903VXC	3/	54ACT00K01V
5962-8769903QXC	3/	54ACT00K01Q
5962F8769903VXA	F8859	RHFACT00K02V
5962F8769903QXA	F8859	RHFACT00K02Q
5962F8769903VXC	F8859	RHFACT00K01V
5962F8769903QXC	F8859	RHFACT00K01Q
5962F8769903VCA	F8859	RHFACT00D04V
5962F8769903VCC	F8859	RHFACT00D03V
5962F8769903QCA	F8859	RHFACT00D04Q
5962F8769903QCC	F8859	RHFACT00D03Q
5962F8769903V9A	F8859	ACT00DIE2V
23021 07 00000 07 07 (1 0000	,

See footnotes on next sheet.

Sheet 1 of 2

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ Not available from an approved source of supply.

Vendor CAGE Vendor name number and address 27014 National Semiconductor

2900 Semiconductor Drive

P. O. Box 58090

Santa Clara, CA 95052-8090

01295 Texas Instruments Incorporated

Semiconductor Group 8505 Forest Ln. P. O. Box 660199 Dallas, TX 75243

U.S. Highway 75 South P. O. Box 84, M/S 853 Point of contact:

Sherman, TX 75090-9493

F8859 STMicroelectronics

3 rue de Suisse CS 60816

35208 RENNES cedex2-FRANCE

3V146 **Rochester Electronics**

16 Malcolm Hoyt Drive Newburyport, MA 01950

0C7V7 QP Semiconductor

2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.