LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Add device type 02. Add vendor CAGE 01295 for device type 02, cases E, F, and 2. Technical changes in section 1.4 and table I. Change drawing CAGE code to 67268. Editorial changes throughout.	89-08-11	M. A. Frye
В	Changes in accordance with NOR 5962-R102-93.	93-03-23	Monica L. Poelkir
С	Add vendor CAGE F8859. Add device class V criteria. Add table III, delta limits. Add case outline X. Update boilerplate. Editorial changes throughout LGT	00-10-23	Raymond Monni
D	Add section 1.5, radiation features. Add appendix A, microcircuit die. Update the boilerplate to MIL-PRF-38535 requirements and to include radiation hardness assured requirements. Editorial changes throughout. – TVN	05-07-15	Thomas M. Hes
Е	Correct wafer thickness in appendix A LTG	07-03-07	Thomas M. Hes

# **CURRENT CAGE CODE 67268**

REV																				
SHEET																				
REV	D	D	D	D	D	D	Е	D												
SHEET	15	16	17	18	19	20	21	22												
REV STATUS OF SHEETS				REV			Е	D	D	D	D	D	D	D	D	D	D	D	D	D
OF SHEETS				SHE	ΞT		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					ARED cia B. I					DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990						US				
STANDARD MICROCIRCUIT				CHECKED BY Monica Poelking				http://www.dscc.dla.mil												
	WIN			APPROVED BY M. A. Frye				MICROCIRCUIT, DIGITAL, ADVANCED CMOS, QUAD 2-INPUT NOR GATE, MONOLITHIC SILICON												
THIS DRAWIN				DRAWING APPROVAL DATE																
AND AGEN	FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE		•			87-0	5-26													
DEPARTMENT OF DEFENSE		REVISION LEVEL				SI	ZE <b>A</b>	_	GE CC			59	962-	876	12					
AMSC N/A					E	<b>=</b>			SHEE	T	1	OF	22							

DSCC FORM 2233 APR 97

### 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.


Lead

finish


(see 1.2.5)

1.2 PIN. The PIN is as shown in the following example:

For device classes M and Q:



For device class V:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>			
01	54AC02	Quad 2-input NOR gate			
02	54AC11002	Quad 2-input NOR gate			

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 2

# 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
Е	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
Χ	CDFP3-F14	14	Flat pack
2	CQCC1-N20	20	Leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

### 1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range ( $V_{CC}$ )  DC input voltage range ( $V_{IN}$ )  DC output voltage range ( $V_{OUT}$ )  Clamp diode current ( $I_{IK}$ , $I_{OK}$ ).  DC output current ( $I_{OUT}$ )  DC $V_{CC}$ or GND current (per pin)	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
$\label{eq:maximum power dissipation (PD)} Maximum power dissipation (PD)$	+260°C +245°C See MIL-STD-1835

### 1.4 Recommended operating conditions. 2/ 3/ 5/

Supply voltage range (V <sub>CC</sub> )	+2.0 V dc to +6.0 V dc
Input voltage range (V <sub>IN</sub> )	
Output voltage range (V <sub>OUT</sub> )	
Case operating temperature range (T <sub>C</sub> )	
Input rise or fall time rate $(\Delta t/\Delta V)$ :	
V <sub>CC</sub> = 3.6 V to 5.5 V	0 to 8 ns/V

### 1.5 Radiation features.

Device type 01:

<sup>5</sup>/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions:  $V_{IH} ≥ 70\% V_{CC}$ ,  $V_{IL} ≤ 30\% V_{CC}$ ,  $V_{OH} ≥ 70\% V_{CC}$  @ -20 μA,  $V_{OL} ≤ 30\% V_{CC}$  @ 20 μA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 3	

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>2/</sup> Unless otherwise specified, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

<sup>4/</sup> Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### **DEPARTMENT OF DEFENSE STANDARDS**

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### **ELECTRONIC INDUSTRIES ALLIANCE (EIA)**

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein
  - 3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 4	

- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 5

	Т	TABLE I. Electrical performar	1		T	Г		1
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/\underline{3}/$ $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $+3.0 \text{ V} \le V_{CC} \le +5.5 \text{ V}$	Device type and	V <sub>cc</sub>	Group A subgroups	Limi	Unit	
		unless otherwise specified	device class			Min	Max	
High level output voltage	V <sub>OH</sub> <u>5</u> /	$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OH} = -50~\mu A$	All All	3.0 V	1, 2, 3	2.9		V
3006			All All	4.5 V	1, 2, 3	4.4		
			All All	5.5 V	1, 2, 3	5.4		
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OH} = -4$ mA	All All	3.0 V	1, 2, 3	2.4		
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OH} = -24$ mA	All All	4.5 V	1, 2, 3	3.7		
			All All	5.5 V	1, 2, 3	4.7		
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OH} = -50$ mA	All All	5.5 V	1, 2, 3	3.85		
Low level output voltage	V <sub>OL</sub> <u>5</u> /	$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OL} = 50~\mu A$	All All	3.0 V	1, 2, 3		0.1	V
3007			All All	4.5 V	1, 2, 3		0.1	
			AII AII	5.5 V	1, 2, 3		0.1	
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OL} = 12$ mA	All All	3.0 V	1, 2, 3		0.5	
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OL} = 24$ mA	All All	4.5 V	1, 2, 3		0.5	
			All All	5.5 V	1, 2, 3		0.5	
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OL} = 50$ mA	All All	5.5 V	1, 2, 3		1.65	
High level input voltage	V <sub>IH</sub> <u>6</u> /		All All	3.0 V	1, 2, 3	2.1		V
			All All	4.5 V	1, 2, 3	3.15		
			All All	5.5 V	1, 2, 3	3.85		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 6

Test and MIL-STD-883	Symbol	-55°C ≤	pnditions $\underline{2}/\underline{3}/$ $\leq T_C \leq +125^{\circ}C$	Device type	V <sub>CC</sub>	Group A subgroups	Limits 4/		Unit
test method 1/			$\leq$ V <sub>CC</sub> $\leq$ +5.5 V therwise specified	and device class			Min	Max	
Low level input voltage	V <sub>IL</sub> <u>6</u> /			All All	3.0 V	1, 2, 3	 	0.9	V
			ı	All All	4.5 V	1, 2, 3	 	1.35	
				All All	5.5 V	1, 2, 3		1.65	
Positive input clamp voltage 3022	V <sub>IC+</sub>	For input under	For input under test, I <sub>IN</sub> = 1.0 mA		0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V <sub>IC</sub> -	For input under	er test, I <sub>IN</sub> = -1.0 mA	All V	Open	1	-0.4	-1.5	V
Input current high	I <sub>IH</sub>		er test, V <sub>IN</sub> = V <sub>CC</sub>	All All	5.5 V	1		0.1	μΑ
3010		For all other inp $V_{IN} = V_{CC}$ or G	$V_{IN} = V_{CC}$ or GND			2, 3	- ! <u></u>	1.0	
Input current low 3009	I <sub>IL</sub>	For input under test, V <sub>IN</sub> = GND For all other inputs,	All All	5.5 V	1		-0.1	μA	
2009		$V_{IN} = V_{CC}$ or G		Alli		2, 3	l	-1.0	
Quiescent supply current, output	I <sub>CCH</sub>	$V_{IN} = V_{CC}$ or GN $I_O = 0$ A	ND	All All	5.5 V	1		2.0	μΑ
high		10 = 0 \( \tau \)				2, 3	<del>                                     </del>	40.0	
3005			M, D, P, L, R, F <u>7</u> /	01 Q, V		1	I	50.0	
Quiescent supply	I <sub>CCL</sub>	$V_{IN} = V_{CC}$ or GN	ND	All	5.5 V	1		2.0	μΑ
current, output low		$I_O = 0 A$		All		2, 3		40.0	
3005			M, D, P, L, R, F <u>7</u> /	01 Q, V		1		50.0	
Input capacitance 3012	C <sub>IN</sub>	T <sub>C</sub> = +25°C See 4.4.1c		AII AII	5.0 V	4		8.0	pl
Power dissipation capacitance	C <sub>PD</sub> <u>8</u> /	$T_C = +25^{\circ}C$ f = 1 MHz See 4.4.1c		All All	5.0 V	4		46.0	pl
Functional tests 3014	9/	Verify output Vo	num or V <sub>IL</sub> maximum out	AII AII	3.0 V	7, 8	L	Н	
		See 4.4.1b	,	All All	5.5 V	7, 8	L	Н	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 7

		TABLE I. Electrical performance cha	<u>aracteristics</u>	- Continu	ued.				
Test and MIL-STD-883 test method 1/	Symbol	$-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$	Device type and	V <sub>CC</sub>	Group A subgroups	Limi	ts <u>4</u> /	Unit	
test method <u>i</u> /		+3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V unless otherwise specified	device class	device		Min	Max		
Propagation delay	t <sub>PHL</sub>	C <sub>L</sub> = 50 pF minimum	All	All 3.0 V	9	1.0	7.5	ns	
time, mA or mB to mY	<u>10</u> /	$R_L = 500\Omega$ See figure 4	All	10, 11	1.0	9.0			
3003		4.5 V	9	1.5	6.5	]			
						10, 11	1.5	7.5	
	t <sub>PLH</sub>		01	3.0 V	9	1.0	7.5		
	<u>10</u> /		All		10, 11	1.0	9.0		
				4.5 V	9	1.5	6.0		
					10, 11	1.5	7.0		
			02	3.0 V	9	1.0	8.6		
	All		10, 11	1.0	10.7				
				4.5 V	9	1.0	6.1		
					10, 11	1.0	7.4		

- 1/ For tests not listed in the referenced MIL-STD-883, [e.g. V<sub>IH</sub>, V<sub>IL</sub>], utilize the general test procedure under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a. For  $V_{IC+}$  tests, the GND terminal can be open.  $T_C = +25$ °C.
  - b. For  $V_{IC}$  tests, the  $V_{CC}$  terminal shall be open.  $T_C$  = +25°C.
  - c. For all I<sub>CC</sub> tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 meet all levels M, D, P, L, R, and F of irradiation. However, these parts are only tested at the "F" level. Pre and post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = 25°C.
- $\underline{4}'$  For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at  $3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$  and  $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ .
- The  $V_{OH}$  and  $V_{OL}$  tests shall be tested at  $V_{CC}$  = 3.0 V and 4.5 V. The  $V_{OH}$  and  $V_{OL}$  tests are guaranteed, if not tested, for other values of  $V_{CC}$ . Limits shown apply to operation at  $V_{CC}$  = 3.3 V  $\pm 0.3$  V and  $V_{CC}$  = 5.0 V  $\pm 0.5$  V. Tests with input current at +50 mA and -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using  $V_{IN} = V_{CC}$  or GND. When  $V_{IN} = V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN} = V_{IH}$  minimum and  $V_{IL}$  maximum.
- $\underline{6}$ / The V<sub>IH</sub> and V<sub>IL</sub> tests are not required if applied as forcing functions for V<sub>OH</sub> and V<sub>OL</sub> tests.
- 7/ The maximum limit for this parameter at 100 krads (Si) is 2  $\mu$ A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	8

### TABLE I. <u>Electrical performance characteristics</u> - Continued.

8/ Power dissipation capacitance ( $C_{PD}$ ) determines both the power consumption ( $P_D$ ) and dynamic current consumption ( $I_S$ ). Where:

 $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC})$   $I_C = (C_{PD} + C_L) V_{CC} f + I_{CC}$ 

 $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC}$ For both  $P_D$  and  $I_S$ , f is the frequency of the input signal and  $C_L$  is the external output load capacitance.

- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For output measurements, H ≥ 0.7V<sub>CC</sub>, L ≤ 0.3V<sub>CC</sub>.
- 10/ The AC limits at  $V_{CC} = 5.5$  V are equal to the limits at  $V_{CC} = 4.5$  V and guaranteed by testing at  $V_{CC} = 4.5$  V. The AC limits at  $V_{CC} = 3.6$  V are equal to the limits at  $V_{CC} = 3.0$  V and guaranteed by testing at  $V_{CC} = 3.0$  V. Minimum AC limits for  $V_{CC} = 5.5$  V and  $V_{CC} = 3.6$  V are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5$  V and  $V_{CC} = 3.0$  V minimum limits, respectively, to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD MICROCIPOLIT DRAWING	SIZE A		5962-87612
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	••	REVISION LEVEL D	SHEET 9

Device types	01		0	)2
Case outlines	C, D, and X	2	E and F	2
Terminal number	Termina	l symbol	Termina	ıl symbol
1	1Y	NC	1A	NC
2	1A	1Y	1Y	V <sub>cc</sub>
3	1B	1A	2Y	2B
4	2Y	1B	GND	2A
5	2A	NC	GND	1B
6	2B	2Y	3Y	NC
7	GND	NC	4Y	1A
8	3A	2A	4B	1Y
9	3B	2B	4A	2Y
10	3Y	GND	3B	GND
11	4A	NC	3A	NC
12	4B	3A	V <sub>cc</sub>	GND
13	4Y	3B	V <sub>cc</sub>	3Y
14	V <sub>cc</sub>	3Y	2B	4Y
15		NC	2A	4B
16		4A	1B	NC
17		NC		4A
18		4B		3B
19		4Y		3A
20		V <sub>CC</sub>		V <sub>CC</sub>

NC = No connection

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 10


Each gate				
Inp	Output			
Α	В	Y		
Н	Х	L		
Х	Н	L		
L	L	Н		


H = High voltage level L = Low voltage level X = Irrelevant

FIGURE 2. Truth table.

FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	11





### **NOTES**

- 1.  $C_L = 50 \text{ pF}$  minimum or equivalent (includes test jig and probe capacitance).
- 2.  $R_L = 500\Omega$  or equivalent,  $R_T = 500\Omega$  or equivalent.
- 3. Input signal from pulse generator:  $V_{IN}$  = 0.0 V to  $V_{CC}$ ; PRR  $\leq$  1 MHz;  $t_r \leq$  3.0 ns;  $t_f \leq$  3.0 ns;  $t_r$  and  $t_f$  shall be measured from 10% of  $V_{CC}$  to 90% of  $V_{CC}$  and from 90% of  $V_{CC}$  to 10% of  $V_{CC}$ , respectively; duty cycle = 50 percent.
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	12

### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 13

### 4.4.1 Group A inspection

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25$ °C, after exposure, to the subgroups specified in table II herein.
  - c. RHA tests for device classes M, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
  - d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 14

# TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroup 1.
   2/ PDA applies to subgroups 1, 7, and deltas.
   3/ Delta limits, as specified in table III, shall be required where specified and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE III. Burn-in and operating life test, delta parameters (+25°C). 1/

Parameter <u>2</u> /	Symbol	Delta limits
Quiescent supply current	I <sub>CCH</sub> , I <sub>CCL</sub>	±150 nA
Input current low level	I <sub>IL</sub>	±20 nA
Input current high level	I <sub>IH</sub>	±20 nA
Output voltage low level (V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 24 mA)	V <sub>OL</sub>	±0.04 V
Output voltage high level (V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -24 mA)	V <sub>OH</sub>	±0.20 V

- $\underline{1}$ / This table is representation of what vendor CAGE F8859 has experienced and is guaranteed and not meant to be construed as a quality assurance requirement for any other vendor.
- 2/ These parameters shall be recorded before and after the required burn-in and life tests to determined delta limits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 15

- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
  - a. Inputs tested high,  $V_{CC}$  = 5.5 V dc ±5%,  $V_{IN}$  = 5.0 V dc +10%,  $R_{IN}$  = 1 k $\Omega$  ±20%, and all outputs are open.
  - b. Inputs tested low,  $V_{CC}$  = 5.5 V dc ±5%,  $V_{IN}$  = 0.0 V,  $R_{IN}$  = 1 k $\Omega$  ±20%, and all outputs are open.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging test shall be performed on classes M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at  $25^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	16

### A.1 SCOPE


A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

A.1.2 PIN. The PIN is as shown in the following example:

For device class Q:



For device class V:



A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54AC02	Quad 2-input NOR gate

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

Device class

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	17

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.2 <u>Die bonding pad locations and electrical functions</u>.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.3 Interface materials.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u> <u>Figure number</u>

01 A-1

- A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	18

### A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.
  - A.3.2.1 Die physical dimensions. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
  - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
  - A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.
  - A.3.2.5 <u>Truth table</u>. The truth table shall be as defined in paragraph 3.2.3 herein.
  - A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 19

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

### A.4 VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
  - a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
  - b. 100% wafer probe (see paragraph A.3.4 herein).
  - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

### A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table II herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

### A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

### A.6 NOTES


- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 20

# Die physical dimensions.

Die size: 76.4 x 62.1 mils Die thickness: 285  $\pm$ 25  $\mu$ m (11  $\pm$ 1 mils)

Die bonding pad locations and electrical functions.



Pad size: Pad numbers 1 to 6 and 8 to 13: 100 x 100  $\mu$ m Pad numbers 7 (GND) and 14 (V<sub>CC</sub>): 100 x 280  $\mu$ m

Optional manufacturer's logo

NOTE: Pad numbers reflect terminal numbers when placed in case outline X (see figure 1).

# FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 21

Interface materials.

Top metallization: Al Si Cu  $0.85~\mu m$ 

Backside metallization: None

Glassivation.

Type: P. Vapox + Nitride Thickness: 0.5  $\mu$ m - 0.7  $\mu$ m

Substrate: Silicon

Assembly related information.

Substrate potential: Floating or tied to GND

Special assembly instructions: Bond pad #14 ( $V_{CC}$ ) first

FIGURE A-1 - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 22

# STANDARD MICROCIRCUIT DRAWING BULLETIN DATE: 07-03-07

Approved sources of supply for SMD 5962-87612 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

T		
Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8761201CA	0C7V7	54AC02DMQB
5962-8761201DA	27014 0C7V7	54AC02FMQB 54AC02FMQB
5962-87612012A	27014 0C7V7	54AC02LMQB 54AC02LMQB
5962-8761201XA	<u>3</u> /	54AC02K02Q
5962-8761201XC	<u>3</u> /	54AC02K01Q
5962-8761201VXA	<u>3</u> /	54AC02K02V
5962-8761201VXC	<u>3</u> /	54AC02K01V
5962F8761201CA	F8859	RHFAC02D04Q
5962F8761201CC	F8859	RHFAC02D03Q
5962F8761201VCA	F8859	RHFAC02D04V
5962F8761201VCC	F8859	RHFAC02D03V
5962F8761201XA	F8859	RHFAC02K02Q
5962F8761201XC	F8859	RHFAC02K01Q
5962F8761201VXA	F8859	RHFAC02K02V
5962F8761201VXC	F8859	RHFAC02K01V
5962F87612019A	<u>3</u> /	AC02DIE2Q
5962F8761201V9A	F8859	AC02DIE2V
5962-8761202EA	<u>3</u> /	SNJ54AC11002J
5962-8761202FA	<u>3</u> /	SNJ54AC11002W
5962-87612022A	<u>3</u> /	SNJ54AC11002FK

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

# STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

Vendor CAGE number	Vendor name and address	
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090	
F8859	ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2 - France	
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051	

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.