

USBXpress™ USB Audio to I2S Digital Audio Bridge Family CP2114 Data Sheet

The CP2114 devices, part of the USBXpress family, are designed to enable rapid development of USB-based audio applications.

The CP2114 simplifies the process of transferring audio data from USB to I2S without any code development, speeding time to market for USB audio accessories such as USB speakers, USB headphones and USB music boxes, as well as VoIP systems. The CP2114 includes a USB 2.0 full-speed function controller, USB transceiver, oscillator, I2S (audio) interface, I2C (control) interface and UART interface in a compact 5 x 5 mm QFN-32 package ideal for space-constrained portable audio applications.


CP2114 is ideal for a wide range of USB Audio applications, including the following:

- · USB speakers
- · MP3 accessories
- · Navigation systems

- USB headphones/headsets
- · Point of sale terminals
- · Music boxes

KEY FEATURES

- Single chip USB Audio to I2S Digital Audio Bridge
- Supports USB HID Consumer Controls for Volume and Mute Synchronization
- Integrated USB transceiver; no external resistors required
- Integrated clock; no external crystal required
- · On-chip voltage regulator: 3.45 V output
- Self-powered or Bus-powered
- No firmware development required



1. Feature List and Ordering Information




Figure 1.1. CP2114 Part Numbering

The CP2114 devices have the following features:

Single-Chip USB Audio to I²S Digital Audio Bridge

- USB HID to I²C to communicate with codecs
- Supports I²C communication with other slave devices in the system (B02 only)
- Supports I²S and left-justified audio interface formats
- Supports USB HID Consumer Controls for Volume and Mute Controls
- · Integrated USB transceiver
- · Integrated clock; no external crystal required
- Integrated One-Time Programmable ROM for product customization
- · On-chip voltage regulator

· Supports a Wide Range of codecs

- Preloaded configurations for three popular codec DAC devices
- Internal programmable memory supports additional codec configurations

USB Audio Class v1.0 support

- Natively supported (no custom driver required) on Windows/Mac/Linux/iOS
- Supports 16-bit Play/Record at 48 kHz sample rate
- Also supports 24-bit Play or Record (CP2114-B02 only)
- · Supports Asynchronous or Synchronous Modes

· USB Peripheral Function Controller

- USB Specification 2.0 compliant; full-speed (12 Mbps)
- · USB Suspend states supported via SUSPEND pins

USB HID to UART Auxiliary Communication Interface

- APIs for guick application development
- HID devices natively supported by Windows/Mac/Linux

12 Configurable GPIO Pins with Alternate Functions

- · Usable as inputs, open-drain or push-pull outputs
- · UART signals, audio playback controls, codec select pins
- · Configurable clock output
- · Toggle LEDs upon UART transmission or reception

Supply Voltage

· Self-powered: 3.0 to 3.6 V

USB bus powered: 4.0 to 5.25 V

I/O voltage: 1.8 V to V_{DD}

Package

• RoHS-compliant 32-pin QFN (5 x 5 mm)

· Ordering Part Number

- CP2114-B02-GM
- CP2114-B01-GM (not recommended for new designs)
- Temperature Range: -40 to +85 °C

Note:

- 1. For brevity, the term 'codec' is used to refer to the external audio device, which may be a codec, DAC, or ADC. The terms 'DAC' and 'ADC' are used when the context is applicable to only those devices.
- 2. The CP2114 may not operate correctly when connected to a USB hub. The most common problem in this configuration is audio packet loss.

2. Electrical Specifications

2.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in 2.1.1 Recommended Operating Conditions, unless stated otherwise.

2.1.1 Recommended Operating Conditions

Table 2.1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Supply Voltage (V _{DD})	V _{DD}		3.0	_	3.6	V
Digital Port I/O Supply Voltage (V _{IO})	V _{IO}		1.8	_	V _{DD}	V
Digital Supply Current (USB Active Mode) ¹	I _{DD}	Bus Powered Mode Self Powered Mode with Regulator enabled Self Powered Mode with Regulator disabled	_	18	28	mA
Digital Supply Current (USB Suspend Mode) ¹	I _{DD}	Bus Powered Mode Self Powered Mode with Regulator enabled	_	750	940	μA
		Self Powered Mode with Regulator disabled	_	0.99	1.2	mA
Supply Current - USB Pull-up ²	I _{PU}		_	200	228	μA
Operating Ambient Temperature	T _A		-40	_	85	°C

Note:

^{1.} If the device is connected to the USB bus, the USB Pull-up Current should be added to the supply current for total supply current.

^{2.} The USB Pull-up supply current values are calculated values based on USB specifications.

2.1.2 I2S, I2C, UART and Suspend I/O

Table 2.2. I2S, I2C, UART and GPIO DC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage	V _{OH}	I _{OH} = -10 μA	V _{IO} - 0.1	_	_	V
		I _{OH} = -3 mA	V _{IO} - 0.2	_	_	V
		I _{OH} = -10 mA	_	V _{IO} - 0.4	_	V
Output Low Voltage	V _{OL}	I _{OL} = 10 μA	_	_	0.1	V
		I _{OL} = 8.5 mA	_	_	0.4	V
		I _{OL} = 25 mA	_	0.6	_	V
Input High Voltage	V _{IH}		V _{IO} x 0.7	_	_	V
Input Low Voltage	V _{IL}		_	_	0.6	V
Input Leakage Current	I _{LK}	Weak Pull-Up Off	_	_	1	μΑ
		Weak Pull-Up On, V _{IO} = 0 V	_	25	50	μА
Maximum Input Voltage	V _{IN_MAX}	Open drain, logic high (1)	_	_	5.8	V

2.1.3 Reset

Table 2.3. Reset Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
/RST Input High Voltage	V _{IH}		V _{IO} x 0.75	_	_	V
/RST Input Low Voltage	V _{IL}		_	_	0.6	V
Minimum /RST Low Time to Generate Reset	t _{RSTL}		15	_	_	μs
V _{DD} Ramp Time for Power On	t _{RMP}		_	_	1	ms

2.1.4 Voltage Regulator

Table 2.4. Voltage Regulator Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range	V _{REGIN}		3.0	_	5.25	V
Output Voltage	V _{REGOUT}	Output Current = 1 to 100 mA ¹	3.3	3.45	3.6	V
VBUS Detection Input Threshold	V _{VBUS}		2.5	_	_	V
Bias Current	I _{REGOUT}		_	_	120	μA

Note:

1. The maximum regulator supply current is 100 mA. This includes the supply current of the CP2114.

2.1.5 GPIO Output

Table 2.5. GPIO Output Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
GPIO.9 Clock Output Tolerance	f _{CLK}		f _{OUT} x 0.985	f _{OUT}	f _{OUT} x 1.015	Hz
GPIO.9 Clock Output	f _{RANGE}	SYSCLK = 48 MHz	0.093750	_	24.0	MHz
Programmable Frequency		SYSCLK = 49.152 MHz	0.096000	_	24.576	MHz
Range						
TX Toggle Rate	f _{TX}		_	20	_	Hz
RX Toggle Rate	f _{RX}		_	20	_	Hz

2.1.6 One Time Programmable Memory

 V_{DD} = 3.3 to 3.6 V, –40 to +85 °C unless otherwise specified.

Table 2.6. One Time Programmable Memory Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Digital Port I/O Supply Voltage (V _{IO}) during programming	V _{PROG}		3.3	_	V _{DD}	V
Voltage on V _{PP} with respect to GND during a programming operation	V _{PP}	V _{IO} ≥ 3.3 V	5.75	_	V _{IO} + 3.6	V
Capacitor on V _{PP} for programming	C _{PROG}		_	4.7	_	μF

2.1.7 System Clock

 V_{DD} = 3.3 to 3.6 V, -40 to +85 °C unless otherwise specified.

Table 2.7. System Clock Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Internal Oscillator	fosc	SF/SystemClockFrequency = 0	_	48	_	MHz
		SF/SystemClockFrequency = 1	_	49.152	_	MHz
External CMOS clock input fre-	External CMOS clock input fre- f _{EXTOSC}	SF/SystemClockFrequency = 0	47.880	48	48.120	MHz
quency		SF/SystemClockFrequency = 1	49.029	49.152	49.275	MHz

Note:

- 1. Depending on the requirements of the external codec, the system clock frequency will be either 48.0 or 49.152 MHz. See 3.2.3 CP2114 Clock Configuration for more information.
- 2. The USB specification requires a clock accuracy of ±0.25%.

2.1.8 I²S Digital Audio Interface

 V_{DD} = 3.3 to 3.6 V, –40 to +85 °C unless otherwise specified.

Table 2.8. I²S Digital Audio Interface Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution (analog output)	N _{bits_out}	PlaybackIs24Bit = 1	_	24	_	bits
		AudioInterfaceFormat = 1 (LJ)				
		PlaybackIs24Bit = 1	_	23	_	bits
		AudioInterfaceFormat = 0 (I2S)				
		PlaybackIs24Bit = 0	_	16	_	bits
Resolution (analog input)	N _{bits_in}	RecordIs24Bit = 1	_	24	_	bits
		AudioInterfaceFormat = 1 (LJ)				
		RecordIs24Bit = 1	_	23	_	bits
		AudioInterfaceFormat = 0 (I2S)				
		RecordIs24Bit = 0	_	16	_	bits
		AudioInterfaceFormat = 1 (LJ)				
		RecordIs24Bit = 0	_	15	_	bits
		AudioInterfaceFormat = 0 (I2S)				
MCLK frequency	f _{MCLK}	SYSCLK = 48 MHz	_	12	_	MHz
		SYSCLK = 49.152 MHz	_	12.288	_	MHz
LRCK frequency	f _{LRCK}		_	48	_	MHz
SCK frequency	f _{SCK}	SYSCLK = 48 MHz	_	3.429	_	MHz
		SYSCLK = 49.152 MHz	_	3.511	_	MHz
MCLK/LRCK jitter		SCS = 0 (external Si500S clock)	_	20	_	ps RMS ¹
		SCS = 1 (internal oscillator)	_	140	_	ps RMS ¹
Note:					<u> </u>	

1. Measurement bandwidth: 100 Hz - 40 kHz.

2.1.9 I²C

 V_{DD} = 3.3 to 3.6 V, –40 to +85 °C unless otherwise specified.

Table 2.9. I²C Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL frequency	f _{SCL}	I2C_CK = 0	_	400	_	kHz
		I2C_CK = 1	_	100	_	kHz

2.1.10 Analog Output/Input Characteristics (CS42L55 Daughtercard)

Data in the table below represents performance at 25 °C, bus-powered, USB synchronization mode: asynchronous, digital audio interface mode: I2S, DAC/ADC gains set to 0 dB, test signal for analog output: uncompressed WAV file, full-scale sine wave at 997 Hz, measurement bandwidth 20 Hz to 20 kHz Additional parameters that apply to this table are as follows:

- VA = VCP = VLDO = 2.5 V
- · Internal oscillator mode

Table 2.10. Analog Output/Input Characteristics (CS42L55 daughtercard)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Analog Output (Line Output)									
THD + Noise		0 dB input	_	-80	_	dB			
		–20 dB input	_	-91	_	dB			
		–60 dB input	_	-91	_	dB			
Dynamic Range		A-weighted	_	92	_	dB			
Noise Level		Output muted	_	-112	_	dB			
Frequency response		20 Hz – 20 kHz	_	+0.03,	_	dB			
				-0.07					
Analog Input	-								
THD + Noise		–1 dB input	_	-85	_	dB			
		–20 dB input	_	-87	_	dB			
		–60 dB input	_	-87	_	dB			
Dynamic Range		A-weighted	_	90	_	dB			
Noise Level		Analog input locally muted	_	01	_	sample values			
Note:	•		•						

Note:

^{1.} When analog input is locally muted, the CP2114 transmits sample values of 0 to the host.

2.1.11 Analog Output/Input Characteristics (WM8523 Daughtercard)

Data in the table below represents performance at 25 °C, bus-powered, USB synchronization mode: asynchronous, digital audio interface mode: I2S, DAC/ADC gains set to 0 dB, test signal for analog output: uncompressed WAV file, full-scale sine wave at 997 Hz, measurement bandwidth 20 Hz to 20 kHz Additional parameters that apply to this table are as follows:

- LINEVDD = AVDD = 3.3 V
- · Internal oscillator mode
- · External headphone amplifier disconnected, no lowpass filter on LINEVOUTL/LINEVOUTR

Table 2.11. Analog Output/Input Characteristics (WM8523 daughtercard)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
THD + Noise		0 dB FS input	_	-83	_	dB
		–20 dB FS input	_	- 91	_	dB
	-	-60 dB FS input	_	- 91	_	dB
Dynamic Range		A-weighted	_	94	_	dB
Noise Level		Output muted	_	-99	_	dB
Frequency response		20 Hz – 20 kHz	_	+0.04,	_	dB
				-0.05		




Figure 2.1. WM8523 Frequency Response (0 dB FS)




Figure 2.2. WM8523 THD+N vs. Frequency (0 dB FS)




Figure 2.3. WM8523 THD+N vs. Amplitude (997 Hz)

2.1.12 Analog Output/Input Characteristics (PCM1774 Daughtercard)

Data in the table below represents performance at 25 °C, bus-powered, USB synchronization mode: asynchronous, digital audio interface mode: I2S, DAC/ADC gains set to 0 dB, test signal for analog output: uncompressed WAV file, full-scale sine wave at 997 Hz, measurement bandwidth 20 Hz to 20 kHz Additional parameters that apply to this table are as follows:

- VIO = VDD = VCC = VPA = 3.3 V
- AOUT L and AOUT R outputs have 4.7 Ω series resistors
- · Internal oscillator mode

Table 2.12. Analog Output/Input Characteristics (PCM1774 daughtercard)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
THD + Noise		0 dB FS input	_	-82	_	dB
		-20 dB FS input	_	-89	_	dB
		-60 dB FS input	_	-89	_	dB
Dynamic Range		A-weighted	_	89	_	dB
Noise Level		Output muted	_	-103	_	dB
Frequency response		20 Hz – 20 kHz	_	+0.04,	_	dB
				-0.11		

2.2 Thermal Conditions

Table 2.13. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance	θ_{JA}	Air velocity = 0 m/s	_	25	_	°C/W

Note:

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

2.3 Absolute Maximum Ratings

Stresses above those listed in 2.3 Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 2.14. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on /RST, GPIO, I ² S, I ² C, or	V _{IN}	V _{IO} ≥ 2.2 V	-0.3	5.8	V
UART Pins with respect to GND		V _{IO} < 2.2 V	-0.3	V _{IO} +3.6	V
Voltage on VBUS with respect to GND	V _{BUS}	V _{DD} ≥ 3.0 V	-0.3	5.8	V
		V _{DD} not powered	-0.3	V _{IO} +3.6	V
Voltage on V _{DD} with respect to GND	V_{DD}		-0.3	4.2	V
Voltage on V _{IO} with respect to GND	V _{IO}		-0.3	4.2	V
	I _{VDD}		_	500	mA
Maximum Output Current Sunk by /RST or any I/O pin	I _{IO}		_	100	mA

Note:

^{1.} Exposure to maximum rating conditions for extended periods may affect device reliability.

3. Functional Description

3.1 System Overview

All major operating systems (e.g. Windows, Linux, Mac, iOS, Android) contain drivers that support the standard Universal Serial Bus Device Class Definition for Audio Devices Release 1.0. This specification is often abbreviated as 'USB Audio Class 1' or 'UAC1'. Codecs typically have only an I²S (Inter-IC Sound) digital interface, and thus cannot connect directly to a host system. In addition, when a codec is powered on, it typically must be configured by the host via an I²C (inter-integrated-circuit) digital interface, with a non-standard protocol. Finally, in order to support push button volume and mute controls, the target USB device must support the standard USB-HID Consumer Control interface. Thus, adding USB digital audio to an embedded system or as dongle or appliance typically involves complex USB protocol programming as well as I²S and I²C programming capability, prototyping, integration and testing. The CP2114 USB Audio Bridge is specifically designed to overcome all these issues and commoditize USB Audio and codec configuration for turn-key product development.

The CP2114 includes a USB 2.0 full-speed function controller, USB transceiver, oscillator, one-time programmable read-only memory (ROM), I²S (audio) interface, I²C (control) interface, and UART interface in a compact 5 x 5 mm QFN-32 package (sometimes called "MLF" or "MLP"). The one-time programmable ROM on the device may be used to customize both product information (including USB fields such as Vendor ID, Product ID, Strings, etc...) and external codec configuration strings. The CP2114 provides the following features:

- Enumerates to the host as a standard USB Audio Class 1 device and HID Consumer Control supporting:
 - USB Digital Audio Out (Audio Playback Device)
 - USB Digital Audio In (Microphone/Recording Device)
 - · HID Consumer Control handling standard volume and mute functionality
- · Pre-configured support for 3 commercial codecs
 - · Handles all I2C configuration of the codec automatically at boot
 - · Handles all volume and mute traffic converting from USB to I2C messages to the codec
- · Tested for USB plug & play and audio quality on all major operating systems

Note: Using the CP2114 with a host that does not provide a standard USB type-A receptacle (e.g. iOS device) may require the use of an appropriate hardware adapter.

- UART interface using standard USB HID device class which is natively supported by most operating systems
 - · No custom driver required
 - · Dynamic libraries provided for Windows/Mac/Linux
 - Supports hardware flow control (CTS, RTS)
 - Baud rate support from 375 to 1 Mbps, support for 5-8 data bits, 5 parity options, 3 stop bit options
- · 12 GPIO signals support alternate functions
 - Volume control, UART transmit and receive, UART hardware flow control, UART transmit/receive toggle, configurable clock output, and codec selection
 - Support for I/O interface voltages down to 1.8 V is provided via a VIO pin.

Various CP2114 Evaluation Kits are available. Contact a Silicon Labs sales representatives or go to www.silabs.com to order a CP2114 Evaluation Kit.

3.2 Audio Interface

The I²S interface provides the digital audio stream and related clock signals to the codec.

3.2.1 Audio Interface Modes — I²S and Left-Justified

The CP2114 supports I²S and Left-Justified digital audio formats. Note that the difference in the two modes is that for the I2S format, the MSB of the data streams (SDOUT and SDIN) are delayed by one clock (SCK) cycle after the channel clock (LRCK) transitions as compared to the Left Justified format. The digital audio format can be configured in the CP2114 one-time programmable ROM.

The MCLK (Master Clock) and LRCK (Left/Right Clock) outputs are derived from SYSCLK and have a fixed phase relationship. Although the SCK (Serial Clock) signal is also derived from SYSCLK, the phase relationship of SCK to MCLK and LRCK is not fixed.




Figure 3.1. I²S Format




Figure 3.2. Left-Justified Format

MCLK

Master Clock. This is a high frequency clock to the connected audio used for the Digital to Analog conversion process within the connected audio device. This clock will be a multiple of the LRCK going to the connected audio device. Typically MCLK = 250*LRCK or MCLK = 256*LRCK.

LRCK

Left-Right Clock (WS in I²S specification). This is used to synchronize the connected audio device audio data word timing with the CP2114 audio data word timing (i.e., edges are used to synchronize the beginning of the left and right audio samples).

SCK

Serial Bit Clock. This provides a timing signal used by the connected audio device to latch the audio output data bits on SDOUT and assert the audio input data bits on SDIN.

SDOUT

Serial audio data output, typically connected to an external DAC.

SDIN

Serial audio data input, typically connected to an external ADC.

Note: MCLK, LRCK, SCK and SDOUT are driven by the CP2114. SDIN is driven by the connected audio device.

The CP2114 supports only 48 kHz, 16 bit digital audio. This is typically not an issue for source USB audio as the device capabilities are reported to the host and any sample rate conversion (for say 44.1 kHz audio) is done automatically by the host. However, some audio devices may require 24-bit digital audio data on the I²S data stream. In this case, the CP2114 will send the useful 16-bit audio to the connected audio device on SDOUT in the most significant 16 bits and pad the remaining 8 bits of data with 0s. Likewise the CP2114 will read the MSB 16 bits of data on DIN and throw out the LSB 8 bits from SDIN. The CP2114 can be configured in 16 bit or 24 bit mode via a configuration option in the CP2114 one-time programmable ROM.

3.2.2 USB and Digital Audio Clock Requirements

The CP2114 supports a number of clock configurations allowing support for a variety of audio devices and associated clocking options to optimize cost and quality. The two clocks of consideration are:

- USB Clock Full speed USB requires devices have a 12 MHz clock with tolerance of ±0.25%. This means the USB device (CP2114) must maintain its USB clock in the range of 11.97 MHz < USB Clock < 12.03 MHz. This range is supported by the CP2114 which also has built-in USB clock recovery. However, it does have implications on the audio device.
- Digital Audio Clock (MCLK) Audio devices typically require that MCLK must be a multiple of LRCK, and this multiple is typically
 required to be 250 or 256. Given an audio sample rate of LRCK = 48 kHz, the resulting MCLK requirement is shown in the equations
 below.

MCLK = 250 × 48 kHz = 12.000 MHz

MCLK = 256 × 48 kHz = 12.288 MHz

An audio device accepting a multiple of 250 is thus compatible with USB clock requirements, whereas an audio device requiring a 256 multiple is fundamentally incompatible with USB clock requirements. In this case, an external 48.000 MHz or 49.152 MHz clock is required. The CP2114 clocking configurations are discussed in 3.2.3 CP2114 Clock Configuration.

3.2.3 CP2114 Clock Configuration

The CP2114 always reports its capabilities to the USB host at a sample rate of 48 kHz and sample size of 16 bits. For source audio files differing from this format the USB host will automatically perform sample rate conversion. The CP2114 has the following configuration options:

Table 3.1. Clock Configuration Options

Configuration Parameter	Options
Stream Type	Asynchronous
	Synchronous
USB Clock Source	Internal
	External
System Clock Source	Internal
	External
System Clock Frequency	48 MHz
	49.152 MHz
MCLK/LRCK Ratio	250
	256

The table below shows all possible clock configuration settings for the CP2114. The CP2114 divides the USB source clock by 4 so a clock of 48 MHz provides the 12 MHz clock needed for USB. The CP2114 divides the system clock by 4 to derive MCLK. So a 48 MHz system clock will generate MCLK = 12 MHz.

When operating in Synchronous Mode, the CP2114 continually adjusts its internal oscillator to match the host sample rate. Operating in Synchronous Mode with an external SYSCLK is not recommended because the inevitable host/device clock mismatch causes periodic sample buffer overrun or underrun, which results in audio glitches.

In Asynchronous Mode the CP2114 clock is held at a constant frequency and the inevitable host/device clock mismatch is accommodated through the use of explicit or implicit feedback as dictated in the relevant USB specifications. Operating in Asynchronous Mode can provide significantly better THD+N performance, especially when the THD+N analyzer has a very narrow notch filter. (Per the AES17 standard, a standard notch filter used for THD+N testing must have an electrical Q of at least 1 and not more than 5.) The best THD+N performance is obtained in Asynchronous Mode using an external low-jitter clock.

Table 3.2. Valid Clock Configuration Modes

Mode	USB Clock (USBCLK) Source	System Clock (SYSCLK) Source	Int Freq (MHz)	MCLK/ LRCK Ratio	Ext Osc Freq (MHz)	Notes
1	Int	Int	48	250	NA	Lowest cost - no external clock required Audio device must support 12.0 MHz MCLK Sync mode: IntOsc adjusted to accommodate clock mismatch
2	Int	Ext	48	256	49.152	Async mode: best audio quality Sync mode: not recommended when using external SYSCLK
3	Ext	Int	48 49.152	250 256	48	IntOsc frequency dictated by audio device MCLK/ LRCK ratio Sync mode: IntOsc adjusted to accommodate clock mismatch
4	Ext	Ext		250	48	Audio device must support 12.0 MHz MCLK Async mode: best audio quality Sync mode: not recommended when using external SYSCLK

The following figure shows the clocking scheme, with the configurable options shown in light green/black text boxes.

- The USB clock frequency must always be 48 MHz whether using the internal or an external oscillator.
- MCLK is SYSCLK/4 and so will be 12 MHz or 12.288 MHz (as determined by the audio device clock requirement).
- · LRCK is MCLK divided by 250 or 256 in order to get the correct 48 kHz sample rate conversion.
 - For MCLK = 12.288 MHz, the LRCK divisor must be 256.
 - For MCLK = 12.000 MHz, the LRCK divisor must be 250.

Note: An external oscillator is required if the codec oversampling rate is 256.




Figure 3.3. Clock Configuration Block Diagram

3.3 USB Function Controller and Transceiver

The Universal Serial Bus (USB) function controller in the CP2114 is a USB 2.0 compliant full-speed device with integrated transceiver and on-chip matching and pullup resistors. The USB function controller manages all control, audio, and UART transfers between the USB and the CP2114. The USB Suspend and Resume modes are supported for power management of both the CP2114 device as well as external circuitry. The CP2114 will enter Suspend mode when Suspend signaling is detected on the bus. On entering Suspend mode, the Suspend signals are asserted. The Suspend signals are also asserted after a CP2114 reset until device configuration during USB enumeration is complete. The SUSPEND pin is logic high when the device is in the Suspend state, and logic low when the device is in the normal mode. The /SUSPEND pin has the opposite logic value of the SUSPEND pin.

The CP2114 exits Suspend mode when any of the following occur: Resume signaling is detected or generated, a USB Reset signal is detected, or a device reset occurs. SUSPEND and /SUSPEND are weakly pulled to VIO in a high impedance state during a CP2114 reset. If this behavior is undesirable, a strong pulldown (10 k Ω) can be used to ensure /SUSPEND remains low during reset.

The logic level and output mode (push-pull or open-drain) of various pins during USB Suspend is configurable in the PROM. See 3.6 One-Time Programmable ROM for more information.

3.3.1 Real-Time Programming

The USB HID interface of the CP2114 can be used to:

- · Read and write one-time-programmable parameters (e.g. device and audio configurations)
- · Read and write dynamically-programmabe parameters (e.g. GPIO state)
- Read and write codec registers via I²C
- Read and write other I²C slave devices (B02 only)

For more information, see the following documents:

- · AN433: CP2110/CP2114 HID to UART API Specification
- AN434: CP2110/4 Interface Specification

3.4 Asynchronous Serial Data Bus (UART) Interfaces

The UART interface consists of the TX (transmit) and RX (receive) data signals as well as RTS (ready to send) and CTS (clear to send) flow control signals. The UART is programmable to support a variety of data formats and baud rates. The data formats and baud rates available are listed in the table below.

Table 3.3. Data Formats and Baud Rates

Parameter	Value
Data Bits	5, 6, 7, and 8
Stop Bits	1, 1.5 ¹ , and 2
Parity Type	None, Even, Odd, Mark, Space
Baud Rate	375 bps to 1 Mbps ²

Note:

- 1.1.5 stop bits only available when using 5 data bits.
- 2. Baud rates above 500,000 baud are not supported with 5 or 6 data bits.

On the USB bus, audio data transfers take priority over HID transfers used for UART transmit/receive data. Similarly, the CP2114 prioritizes audio-related tasks above UART-related tasks, which receive processing time only on an as-available basis. For this reason, the available UART transmit/receive throughput will be (sometimes significantly) less than the maximum possible throughput for the given baud rate and character size.

The CP2114 maximum usable baud rate and average UART data transfer throughput are highly dependent on the following conditions:

- · Audio play and/or record streaming (Active/Inactive)
- Communication mode (Simplex/Duplex)
- Flow control mechanism (Hardware/None)

When using hardware flow control the maximum baud rate of 1 Mbps may be used as long as the remote terminal behaves properly when the CP2114 deasserts its RTS output (i.e. the remote terminal should not transmit additional characters after its CTS input becomes deasserted). If this is not the case, the maximum usable baud rate may be less than 1 Mbps.

With no flow control, the maximum usable baud rates depend on audio activity and whether the UART communication is simplex or duplex:

Table 3.4. Maximum Baud Rates with Hardware Flow Control Disabled

Audio Activity	Maximum Baud Rate (bps)
No Audio	230400
Play Only	64000
Record Only	57600
Play and Record	28800 (simplex)
	9600 (duplex)

The baud rate generator for the UART interface is very flexible, allowing the user to request any baud rate in the range from 375 bps to 1 Mbps. The actual baud rate is dictated by the equations below.

Ideal Clock Divider = $\frac{48 \text{ MHz}}{2 \times \text{Requested Baud Rate}}$

Integer Clock Divider = Floor(Ideal Clock Divider)

Actual Baud Rate = $\frac{48 \text{ MHz}}{2 \times \text{Integer Clock Divider}}$

In both equations, Floor(Clock Divider) represents the integer part of the Clock Divider computed above.

Most baud rates can be generated with an error of less than 1.0%. A general rule of thumb for the majority of UART applications is to limit the baud rate error on both the transmitter and the receiver to no more than $\pm 2\%$. The clock divider value obtained in the first equation above is rounded to the nearest integer, which may produce an error source. Another error source will be the 48 MHz oscillator, which is accurate to $\pm 0.25\%$. Knowing the actual and requested baud rates, the total baud rate error can be found using the following equation.

Baud Rate Error (%) =
$$100 \times \left(1 - \frac{48 \text{ MHz}}{2 \times \text{Integer Clock Divider}}\right) \pm 0.25\%$$

When the system clock is 49.152 MHz, the specified baud rate should be the desired baud rate divided by 1.024 to compensate for the 2.4% difference in clock speeds. For example, to achieve a baud rate of 115200 bps on a system with the system clock set to 49.152 MHz, the specified baud rate should be 115200 / 1.024 = 112500.

The UART also supports the transmission of a line break. The length of time for a line break is programmable from 1 to 125 ms, or it can be set to transmit indefinitely until a stop command is sent from the application.

3.5 GPIO Pins

The CP2114 supports twelve user-configurable GPIO pins. Each of these GPIO pins are usable as inputs, open-drain outputs, or push-pull outputs. All of the pins have alternate functions which are listed in the table below. To use the pin as a GPIO, the pin must first be configured for that mode. More information regarding the configuration and usage of these pins is available in AN721: CP210x/CP21xx Device Customization Guide available on the Silicon Labs website. The configuration of the pins is one-time programmable for each device. See 3.6 One-Time Programmable ROM for more information about programming the GPIO pin functionality.

Table 3.5. GPIO Alternate Functions

Pin	Default Function	Alternate Function 1	Alternate Function 2
		(GPIO Function)	
GPIO.0_RMUTE	Record Mute	GPIO.0	_
GPIO.1_PMUTE	Playback Mute	GPIO.1	_
GPIO.2_VOL-	Volume Down	GPIO.2	_
GPIO.3_VOL+	Volume Up	GPIO.3	_
GPIO.4_RMUTELED	Record Mute LED	GPIO.4	_
GPIO.5_TXT_CFGSEL0	Config Selector 0	GPIO.5	TX Toggle
GPIO.6_RXT_CFGSEL1	Config Selector 1	GPIO.6	RX Toggle
GPIO.7_RTS_CFGSEL2	Config Selector 2	GPIO.7	UART RTS
GPIO.8_CTS_CFGSEL3	Config Selector 3	GPIO.8	UART CTS
GPIO.9_CLKOUT	Clock Output	GPIO.9	_
GPIO.10_TX	UART TX	GPIO.10	_
GPIO.11_RX	UART RX	GPIO.11	_

The difference between an open-drain output and a push-pull output is when the GPIO output is driven to logic high. A logic high, open-drain output pulls the pin to the VIO rail through an internal, pull-up resistor. A logic high, push-pull output directly connects the pin to the VIO voltage. Open-drain outputs are typically used when interfacing to logic at a higher voltage than the VIO pin. These pins can be safely pulled to the higher, external voltage through an external pull-up resistor. The maximum external pull-up voltage is 5 V.

The speed of reading and writing the GPIO pins is subject to the timing of the USB bus. GPIO pins configured as inputs or outputs are not recommended for real-time signaling.

3.5.1 GPIO.0-4—Audio Playback and Record

The CP2114 includes several audio playback and record signals, such as volume increase, volume decrease, playback mute, and record mute. When connected over USB, the CP2114 can control the host volume settings with these pins via the standard USB HID Consumer Control Interface. On the CP2114 evaluation board, these pins are all connected to buttons. Single-pressing the volume increase (GPIO.3_VOL+) and volume decrease (GPIO.2_VOL-) buttons will increase or decrease the volume; holding the button will continue increasing or decreasing the volume. If playback is muted, changing the volume with either of these buttons will unmute playback. In addition, there are two mute functions implemented as well. Single-pressing the record mute (GPIO.0_RMUTE) and the playback mute (GPIO.1_PMUTE) buttons will toggle between mute and unmute states. When record is muted, the signal GPIO.4_RMUTELED will be driven low (and illuminate an LED on the evaluation board).

3.5.2 GPIO.5-8—Config Selection

The state of GPIO.5 through GPIO.8 specify which configuration will be loaded after reset. By default, GPIO.5, GPIO.6, GPIO.7, and GPIO.8 are all configured for the Config Select function (Alternate Function 1). If the four GPIO.5 through GPIO.8 pins are all configured as Config Select inputs (their default configuration), the state of these pins specifies which configuration will be loaded after reset (see Table 22). The boot configuration specified by the one-time programmable ROM will be used if the state of these Config Select pins is 1110b (Index 14), or if any of the four GPIO.5-8 pins have been configured to something other than Config Select. The Default Configuration option (1111b, i.e., Index 15) should be used when bringing up a new codec. Using this configuration, configuration text files can be written to RAM and tested until the configuration string is finalized. At that point, the configuration string can be programmed into the one-time programmable ROM. Config selection pin mapping is shown in the table below.

Table 3.6. Config Selection Pin Mapping

Index	GPIO.8	GPIO.7	GPIO.6	GPIO.5	Boot Configuration
	CFGSEL3	CFGSEL2	CFGSEL1	CFGSEL0	
0	0	0	0	0	Config[0]: CS42L55
1	0	0	0	1	Config[1]: WM8523
2	0	0	1	0	Config[2]: PCM1774
3	0	0	1	1	User-programmed configurations
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	0	
13	1	1	0	1	
14	1	1	1	0	Boot configuration is specified by the onetime programmable ROM
15	1	1	1	1	Default Configuration

3.5.3 GPIO.5-6—UART Transmit and Receive Toggle

GPIO.5 and GPIO.6 are configurable as UART Transmit Toggle and Receive Toggle pins. These pins are logic high when a device is not transmitting or receiving data, and they toggle at a fixed rate as specified in 2.1.5 GPIO Output when UART data transfer is in progress. Typically, these pins are connected to two LEDs to indicate data transfer.




Figure 3.4. Transmit and Receive Toggle Typical Connection Diagram

Note: Reconfiguring either of these pins as TXT or RXT disables the Config Select function.

3.5.4 GPIO.7-8—Hardware Flow Control (RTS and CTS)

To utilize the functionality of the RTS and CTS pins of the CP2114, the device must be configured to use hardware flow control.

RTS, or Ready To Send, is an active-low output from the CP2114 and indicates to the external UART device that the CP2114's UART RX FIFO has not reached the watermark level and is ready to accept more data. When the CP2114 is processing audio, the watermark level is 2 bytes. When the CP2114 is not processing audio, the watermark is 226 bytes. When the amount of data in the RX FIFO reaches the watermark, the CP2114 pulls RTS high to indicate to the external UART device to stop sending data.

CTS, or Clear To Send, is an active-low input to the CP2114 and is used by the external UART device to indicate to the CP2114 when the external UART device's RX FIFO is getting full. The CP2114 will not send more than two bytes of data once CTS is pulled high.




Figure 3.5. Hardware Flow Control Typical Connection Diagram

Note: Reconfiguring either of these pins as RTS or CTS disables the Config Select function.

3.5.5 GPIO.9—Clock Output

GPIO.9 is configurable to output a configurable CMOS clock output. The clock output appears at the pin at the same time the device completes enumeration and exits USB Suspend mode. The clock output is removed from the pin when the device enters USB Suspend mode. The output frequency is determined by the formula:

GPIO.9 Clock Frequency =
$$\frac{\text{SYSCLK}}{2 \times \text{Clock Divider}}$$

Note: A Clock Divider value of 0 behaves as if it were 256. All other Clock Divider values are interpreted literally.

3.6 One-Time Programmable ROM

The CP2114 has an internal one-time programmable ROM used to store device and audio configuration information. There are two configuration areas in the one-time programmable ROM:

- 1. Global configuration area. This area stores the USB string descriptors and GPIO pin configuration. The CP2114 ships with default global configuration settings that allow the CP2114 to be used as-is for customer production. There is also a Customer Global Configuration area that provides customization of the device if desired.
- 2. Audio configuration area. This area stores up to 32 different audio configurations. The configurations determine the behavior of the CP2114 audio functions as well as contain configuration data for the external codec.

The one-time programmable ROM is shown in Figure 14. Note that the CP2114 standard device ships with three preprogrammed for three different audio configurations, with the desired configuration being selected via the Config Select pins (CFGSEL0, CFGSEL1, CFGSEL2, CFGSEL3). Additional configurations can be added by the user, and configuration of that codec is controlled by a one-time programmable ROM setting or by the Config Select pins. If the programmable ROM has not been programmed, the device uses the default configuration data shown in Table 3.12 Default USB Configuration Data on page 41 and Table 3.13 Default GPIO Data on page 41.

The configuration data ROM can be programmed by Silicon Labs prior to shipment with the desired configuration information. It can also be programmed in-system over the USB interface. If the configuration ROM is to be programmed in-system, a 4.7 μ F capacitor must be present between the VPP pin and ground. No other circuitry should be connected to VPP during a programming operation, and VIO must remain at 3.3 V or higher to successfully write to the configuration ROM.




Figure 3.6. One-Time Programmable ROM Configuration Block Diagram

3.6.1 One-Time Programmable ROM Configuration Programming

The CP2114 contains onboard one-time programmable ROM to store up to 32 different audio configurations. Three of the 32 slots are preprogrammed configurations, which leaves 29 slots available for user customization. The configurations can be selected as boot configurations and will automatically configure the CP2114 and the I2C connected codec when the CP2114 is powered on. Alternatively, any of the first 14 custom configurations can be used as the boot configuration by setting the state of the Config Select pins. The boot configuration is then selected by pin-strapping the CFGSEL (config select) pins. Silicon Labs provides software tools to program configurations in CP2114 one-time programmable ROM. The CP2114 can also be programmed in-situ on a production line, or can be provided to the customer as a pre-programmed device with a custom part number.

3.6.2 Audio Configuration Area

The Audio configuration area is used to configure the boot index as well as the audio configuration strings. The boot index determines which of the programmed audio configurations will be loaded after reset.

The global configurations are automatically loaded when the CP2114 powers up. The audio boot configuration depends on the Config Select pin settings according to flow chart shown in the figure below. The audio configuration can be set by a one-time programmable ROM boot index or by reading the boot index from the Config Select pins. Setting the Config Select pins to 0x0F will load the default configuration. The one-time programmable ROM can be programmed in-system or Silicon Labs can provide custom preprogrammed parts with multiple customer-specified configurations.




Figure 3.7. Boot Configuration Flowchart

There are two components to the audio configuration of the CP2114:

- 1. A fixed-size block that contains configuration elements that determine the CP2114 behavior.
- 2. A variable-sized block composed of codec register settings and special in-band commands and associated parameters.

3.6.2.1 Audio Configuration for CP2114-B02 Devices

3.6.2.1.1 Audio Configuration Block Format for CP2114-B02 Devices

The Audio Configuration Block has been expanded to support the new features of the CP2114-B02 device. All configuration elements that were present in the B01 Audio Configuration Block are also present in the B02 Audio Configuration Block, with these changes:

- The names of the original B01 elements have been changed for clarity and to maintain consistency with new B02 config elements.
- The offsets of most of the original B01 elements have changed because additional B02 config elements have been inserted at various positions in the table to maintain logical grouping. For example, new B02 'MSB' elements have been inserted after their corresponding 'LSB' elements that were present in the B01 Audio Configuration Block.

The following is a summary of new config elements that have been added to the B02 Audio Configuration Block:

- · Initial settings for Playback Volume, Playback Mute, and Record Mute.
- · MSB values for the following elements:
 - Register addresses for Playback Volume (Primary/Secondary)
 - · Register addresses for Playback Volume Update (Primary/Secondary)
 - Register addresses for Playback Mute (Primary/Secondary)
- · 24-bit resolution for Playback or RecordCodec address register size (8- or 16-bit)
- Delay between SUSPEND deassertion and switching to external clock for USBCLK or SYSCLK.
- Enable/Disable Playback functionality (allows Record-only configurations)
- Feedback rate for asynchronous-mode playback endpoint (USB: bRefresh)
- Playback and Record terminal types (USB: wTerminalType)

The table below describes the Audio Configuration Block for CP2114–B02 devices. The table also contains the previous names of elements that were present in the CP2114–B01 Audio Configuration Block.

Table 3.7. Audio Configuration Block for CP2114-B02 Devices

Byte	Name	Previous Name (CP2114-B01)	Description
0	ConfigVersion	DAC_Version	Identifies revision of the configuration block format.
			For CP2114-B02 devices, this field must be set to 0x02.
1	UserDefined	User_Defined	User can store any info desired here
2	I2CAddress	I2C_Address	Specify the codec I ² C address (7 bits, left justified)

Byte	Name	Previous Name (CP2114-B01)								
3	MiscProperties1	Audio_Props								
	Bit Position		7	6	5	4	3	2	1	0
	Bit Name		PbMuteByRegBit	SyncType	I2cClockMax	I2cProtocol	CodecDataSize	PbHasVolControl	LeftJustifiedFormat	AudioInterfaceFormat
	PbMuteByRegBit	MB	Playba	ack mut	ing is c	ontrolle	d by re	gister bi	it	
			0: No 1: Yes	i						
	SyncType	ST	Synch	ronizati	on Type	e				
			0: Asy	nchron	ous					
			1: Syn	chrono	us					
	I2cClockMax	I2C_CK		num I ² C					codec (r	must
			0: 400	kHz						
			1: 100	kHz						
	I2cProtocol	I2C_PR	I ² C Protocol for read operations.							
			0: Stop							
			1: Repeated Start							
	CodecDataSize	DRS	Codec Data Size							
			0: 8 bi							
	5,,,,,,,,	5)/0	1: 16 k							
	PbHasVolControl	DVC		14 syste	em impl	ements	playba	ick volu	me con	trol
			0: No 1: Yes							
	LeftJustifiedFormat	LJMS		ode. On	ly appli	oo if us	ing Loff	luotific	d forme	
	Echodolinear offiliat	LOWIO		oit Left .			ilig Leit	Justine	iu ioiiiia	at.
				oit Left .						
	AudioInterfaceFormat	AF		Format		a Mode				
				format						
			1: Left Justified format							
4	PbVolMinDb	Min_Volume	Playba	ack min	imum v	olume i	n dB (8	-bit sigr	ned inte	ger)
5	PbVolMaxDb	Max_Volume	Playba	ack max	kimum v	volume	in dB (8	3-bit sig	ned inte	eger)
6	PbVolRes	Vol_Step	signed	ack Volu I intege I resolu	r). For e	example	e, set to	4 if DA		

Byte	Name	Previous Name (CP2114-B01)	Description							
7	PbVollnitial	_	Playback volume initial setting in dB (8-bit signed integer)					inte-		
8	PbMuteInitial	_	Playback mute initial setting (0: Not muted, 1: Muted)							ed)
9	RecMuteInitial	_	Record	mute	initial s	etting (0): Not m	nuted, 1	: Muteo	i)
10	MiscProperties2	System_Props	System Properties							
	Bit Position		7	6	5	4	3	2	1	0
	Bit Name		PbVolRegFormat	RecordEnable	PbVolHasSecondary	PbVolHasUpdateBits	UsbClockSource	SystemClockSource	SystemClockFrequency	AudioClockRatio
	PbVolRegFormat	DMMF	Playback volume Min/Max value format. 0: Unsigned 1: Signed							
	RecordEnable	ARE	Record (i.e. analog input) functionality is enabled. 0: No 1: Yes							
	PbVolHasSecondary	SVRP	Playback device has secondary volume registers. 0: No 1: Yes							
	PbVolHasUpdateBits	VUR	Separate register bits must be written to apply playba volume settings. 0: No 1: Yes					yback		
	UsbClockSource	UCS	USB (48MHz) Clock Source 0: Internal 1: External							
	SystemClockSource	scs	System Clock Source 0: Internal 1: External							
	SystemClockFrequency	SF	System Clock Frequency 0: 48 MHz 1: 49.152 MHz							
	AudioClockRatio	ACR	1: 49.152 MHz Audio Clock Ratio (i.e. MCLK/LRCK ratio) 0: 250 (SYSCLK must be 48.000 MHz; MCLK will be 12.000 MHz) 1: 256 (SYSCLK must be 49.152 MHz; MCLK will be 12.288 MHz)							

Byte	Name	Previous Name (CP2114-B01)	Description
11	PbVoIPrimaryLeftLsb	DPVCL	Register address of playback primary volume control (Left LSB)
12	PbVolPrimaryLeftMsb	_	Register address of playback primary volume control (Left MSB)
13	PbVolPrimaryRightLsb	DPVCR	Register address of playback primary volume control (Right LSB)
14	PbVolPrimaryRightMsb	_	Register address of playback primary volume control (Right MSB)
15	PbVolSecondaryLeftLsb	DSVCL	Register address of playback secondary volume control (Left LSB)
16	PbVolSecondaryLeftMsb	_	Register address of playback secondary volume control (Left MSB)
17	PbVolSecondaryRightLsb	DSVCR	Register address of playback secondary volume control (Right LSB)
18	PbVolSecondaryRightMsb	_	Register address of playback secondary volume control (Right MSB)
19	PbMutePrimaryLeftLsb	DPMBLC	Register address of playback primary mute control (Left LSB)
20	PbMutePrimaryLeftMsb	_	Register address of playback primary mute control (Left MSB)
21	PbMutePrimaryRightLsb	DPMBRC	Register address of playback primary mute control (Right LSB)
22	PbMutePrimaryRightMsb	_	Register address of playback primary mute control (Right MSB)
23	PbMuteSecondaryLeftLsb	DSMBLC	Register address of playback secondary mute control (Left LSB)
24	PbMuteSecondaryLeftMsb	_	Register address of playback secondary mute control (Left MSB)
25	PbMuteSecondaryRightLsb	DSMBRC	Register address of playback secondary mute control (Right LSB)
26	PbMuteSecondaryRightMsb	_	Register address of playback secondary mute control (Right MSB)
27	MiscProperties3	DVCB	DAC Volume Control Bits start position and bits count. Some DAC volume registers have limited significant bits. This field lets the significant bits be specified. For example if the volume registers use only bit [6:0] you would set Volume_Bit_Count=7 and Volume_Bit_Start=0.
	Bit Position		7 6 5 4 3 2 1 0
	Bit Name		PbVolBitfieldSize PbVolBitfieldOffset
	PbVolBitfieldSize	VBC	Specifies the size of the volume control bitfield within the register.
	PbVolBitfieldOffset	VBS	Specifies the offset of the volume control bitfield within the register.28

D. 1	N	D	Paradiction						
Byte	Name Name	Previous Name (CP2114-B01)	Description						
28	MiscProperties4	DMBP	DAC Mute Bit Positions.						
	Bit Position		7 6 5 4 3 2 1 0						
	Bit Name		PbVolMinRegValue PbVolMaxRegValue						
	PbMuteBitPositionLeft	DMBPL	Playback Mute bit position (Left) (ignored if PbMuteByRegBit=0)						
	PbMuteBitPositionRight	DMBPR	Playback Mute bit position (Right) (ignored if PbMute-ByRegBit=0)						
29	PbVolMinRegValue	DVMV	Register value corresponding to minimum playback volume						
30	PbVolMaxRegValue	DVXV	Register value corresponding to maximum playback volume						
31	MiscProperties5	DVUBP	(Contents ignored if PbVolHasUpdateBits = 0)						
	Bit Position		7 6 5 4 3 2 1 0						
	Bit Name		PbVolUpdateBitPosLeft PbVolUpdateBitPosRight						
	PbVolUpdateBitPosLeft	DVUBPL	Playback Volume Update Bit Position (Left)						
	PbVolUpdateBitPosRight	DVUBPR	Playback Volume Update Bit Position (Right)						
32	PbPrimaryVolUpdateRegAddrLeftLsb	DPVURL	Playback Primary Volume Update register address (Left MSB)						
33	PbPrimaryVolUpdateRegAddrLeftMsb	_	Playback Primary Volume Update register address (Left LSB)						
34	PbPrimaryVolUpdateRegAddrRightLsb	DPVURR	Playback Primary Volume Update register address (Right MSB)						
35	PbPrimaryVolUpdateRegAddrRightMsb	_	Playback Primary Volume Update register address (Right LSB)						
36	PbSecondaryVolUpdateRegAddrLeftLsb	DSVURL	Playback Secondary Volume Update register address (Left MSB)						
37	PbSecondaryVolUpdateRegAddrLeftMsb	_	Playback Secondary Volume Update register address (Left LSB)						
38	PbSecondaryVolUpdateRegAddrRightLsb	DSVURR	Playback Secondary Volume Update register address (Right MSB)						
39	PbSecondaryVolUpdateRegAddrRightMsb	_	Playback Secondary Volume Update register address (Right LSB)						

Byte	Name	Previous Name (CP2114-B01)	Description								
40	MiscProperties6	DMP1									
	Bit Position		7	6	5	4	3	2	1	0	
	Bit Name		Pb	MuteGp	oioNum	ber	_	_	PbMuteGpioState	PbMuteByGpio	
	PbMuteGpioNumber	GPION	GPIO Number (011) used for playback mute (ignor PbMuteByGpio = 0)						ored if		
	PbMuteGpioState	SWM	GPIO state when playback muted. (Ignored if PbMute-ByGpio = 0) 0: Playback muted when GPIO is low 1: Playback muted when GPIO is high						lute-		
	PbMuteByGpio	MBG	Playback muting implemented by GPIO 0: No 1: Yes								

Byte	Name	Previous Name (CP2114-B01)	Descr	iption			_	_		_
41	MiscProperties7	DMP2								
	Bit Position		7	6	5	4	3	2	1	0
	Bit Name		_	_	_	RecordIs24Bit	Playbackls24Bit	CodecAddressSize	PbMuteByZero	PbMuteByVolReg
	RecordIs24Bit	_	Recor	d Data :	Size Se	lect.				
			0: Red	ord is 1	6-bit					
			1: Record is 24-bit							
	PlaybackIs24Bit	_	Playba	ack Data	a Size S	Select.				
			0: Playback is 16-bit							
			1: Playback is 24-bit							
	CodecAddressSize	_		Addres	ss Size					
			0: 8-bi							
	D.M. (D. 7	1457	1: 16-l							
	PbMuteByZero	MBZ		By Zero	S.					
			0: No			1			. 45 - D.4	
			1: Mute by sending zero-valued samples to the DAC. This is useful for a DAC that does not support hardware mute or volume functions. Not supported when playback and record are both active.							
	PbMuteByVolReg	MBVR	Mute By Volume Register.							
			0: No effect.							
			1: Mute by setting the volume register to the value specified by DVMV.							
42	PbMuteVolRegValue	DVMV		e regist teByVol			to mute	playba	ick (igno	ored if

Byte	Name	Previous Name (CP2114-B01)	Description									
43	MiscProperties8	_	Volume register value used to mute playback (ignored i PbMuteByVolReg=0)									
	Bit Position		7 6 5 4 3 2 1									
	Bit Name		ResumeDelayMs Q AsyncFeedback Rate									
	ResumeDelayMs	_	Delay (in units of 2ms) after deasserting SUSPEND and configuring the System Clock source. This delay can be used to compensate for the startup time of an external oscillator, if the oscillator is controlled by SUSPEND or / SUSPEND.									
	PbEnable	_	Playback (i.e. analog output) functionality is enabled 0: No 1: Yes							ed		
	AsyncFeedbackRate	_	Specifies the bRefresh attribute for the explicit feedback endpoint. Recommended minimum value is 4 (corresponding to 16ms feedback rate).									
44	PbTerminalTypeLsb	_	Playba	ack wTe	erminal	Гуре LS	SB (Spe	aker: 0	x01)			
45	PbTerminalTypeMsb	_	Playba	ack wTe	erminal	Гуре М	SB (Spe	eaker: 0	x03)			
46	RecTerminalTypeLsb	_	Record wTerminalType LSB (Microphone: 0x01, Digital-AudioInterface: 0x02)									
47	RecTerminalTypeMsb	_	Record wTerminalType MSB (Microphone: 0x02, Digital-AudioInterface: 0x06)							Digital-		
48	Reserved		Reserv	ved								
49	Reserved		Reserved									

3.6.2.1.2 Slave Initialization Strings for CP2114-B02 Devices

Three sets of commands comprise the Slave Initialization Strings:

- Reset Command Sequence: executed after CP2114 power-up or reset
- Suspend Command Sequence: executed when the CP2114 enters USB Suspend Mode
- · Resume Command Sequence: executed when the CP2114 resumes normal USB operation (i.e. exits USB Suspend Mode).

Each of the three command sets has this format:

Table 3.8. Slave Initialization Strings Command Format

Element	Size (bytes)	Notes
Command Set Identifier	1	RESET_SEQUENCE = 0xF9
		SUSPEND_SEQUENCE = 0xFA
		ACTIVE_SEQUENCE = 0xFB
Command Set Length	2	LSB, MSB
Tokenized Commands	0 or more	See following table
Command Terminator	1	0x00

The following table describes the command tokens

Table 3.9. Command Tokens for CP2114-B02 Slave Initialization Strings

Token	Operation	Arguments	Description
(Hex, ASCII)			
0x57	I2C Write	U8 Length (not including 'P')	This token indicates an I2C Write transaction.
'W'		U8 Left-justified Slave Ad- dress	
		U8[] data bytes	
0x50 'P'	I2C Stop	No arguments.	'P' is normally used to terminate an I2C write transaction, which generates an I2C stop condition after all bytes have been written.
0x45 'E'	Re-enumerate	None.	Disconnects from USB, re-initializes CP2114, then reconnects.
0x44 'D'	Delay in milliseconds	U8 milliseconds	Delays for the specified time before executing next command.
0x64 'd'	Delay in microseconds	U8 microseconds	Delays for the specified time before executing next command.
0x47 'G'	Set GPIO	b7: State (0: Low, 1: High)	Sets GPIO number specified in b6b0 to the state specified in b7.
		b60: GPIO number	

3.6.2.2 Audio Configuration for CP2114-B01 Devices

3.6.2.2.1 Audio Configuration Block Format for CP2114-B01 Devices

Table 3.10. Audio Configuration Block for CP2114-B01 Devices

Byte	Name	Previous Name (Prior to Data Sheet Rev 1.2)	Description
0	ConfigVersion	DAC_Version	Identifies revision of the configuration block format.
			For CP2114-B02 devices, this field must be set to 0x02.
1	UserDefined	User_Defined	User can store any info desired here
2	I2CAddress	I2C_Address	Specify the codec I ² C address (7 bits, left justified)

Byte	Name	Previous Name (Prior to Data Sheet Rev 1.2)	Description							
3	MiscProperties1	Audio_Props								
	Bit Position		7	6	5	4	3	2	1	0
	Bit Name		PbMuteByRegBit	SyncType	І2сСіоскМах	I2cProtocol	CodecDataSize	PbHasVolControl	LeftJustifiedFormat	AudioInterfaceFormat
	PbMuteByRegBit	МВ	Playback muting is controlled by register bit 0: No 1: Yes							
	SyncType	ST	Synchronization Type 0: Asynchronous 1: Synchronous							
	I2cClockMax	I2C_CK	Maximum I ² C clock rate supported by the codec (must be supported by all I ² C slave devices). 0: 400 kHz 1: 100 kHz							
	I2cProtocol	I2C_PR	I ² C Protocol for read operations. 0: Stop 1: Repeated Start							
	CodecDataSize	DRS	Codec Data Size 0: 8 bit 1: 16 bit							
	PbHasVolControl	DVC	CP211 0: No 1: Yes	·	em impl	ements	playba	ck volu	me con	trol
	LeftJustifiedFormat	LJMS	I ² S Mode. Only applies if using Left Justified format. 0: 16-bit Left Justified Mode 1: 24-bit Left Justified Mode							
	AudioInterfaceFormat	AF	Audio Format 0: I2S format 1: Left Justified format							
4	PbVolMinDb	Min_Volume	Playba	ack min	imum v	olume i	n dB (8	-bit sigr	ned inte	ger)
5	PbVolMaxDb	Max_Volume	Playba	ack max	kimum v	olume/	in dB (8	B-bit sig	ned inte	eger)
6	PbVolRes	Vol_Step	signed	l intege	r). For e	example		4 if DA	dB (8-b	

Byte	Name	Previous Name (Prior to Data Sheet Rev 1.2)	Description							
7	MiscProperties2	System_Props	Syster	n Prope	erties					
	Bit Position		7	6	5	4	3	2	1	0
	Bit Name		PbVolRegFormat	RecordEnable	PbVolHasSecondary	PbVolHasUpdateBits	UsbClockSource	SystemClockSource	SystemClockFrequency	AudioClockRatio
	PbVolRegFormat	DMMF	Playba 0: Uns 1: Sigr	-	ime Mir	n/Max v	alue foi	mat.		
	RecordEnable	ARE	Record 0: No 1: Yes	d (i.e. a	nalog ir	nput) fu	nctiona	lity is er	nabled.	
	PbVolHasSecondary	SVRP	Playback device has secondary volume registers. 0: No 1: Yes							
	PbVolHasUpdateBits	VUR	Separate register bits must be written to apply playback volume settings. 0: No 1: Yes							
	UsbClockSource	UCS	USB (48MHz) Clock Source 0: Internal 1: External							
	SystemClockSource	SCS	System Clock Source 0: Internal 1: External							
	SystemClockFrequency	SF	System Clock Frequency 0: 48 MHz 1: 49.152 MHz							
	AudioClockRatio	ACR	Audio Clock Ratio (i.e. MCLK/LRCK ratio) 0: 250 (SYSCLK must be 48.000 MHz; MCLK will be 12.000 MHz) 1: 256 (SYSCLK must be 49.152 MHz; MCLK will be 12.288 MHz)							
8	PbVolPrimaryLeftLsb	DPVCL	Register address of playback primary volume control (Left LSB)							
9	PbVolPrimaryRightLsb	DPVCR		Register address of playback primary volume control (Right LSB)						

Byte	Name	Previous Name (Prior to Data Sheet Rev 1.2)	Description				
10	PbVolSecondaryLeftLsb	DSVCL	Register address of playback secondary volume control (Left LSB)				
11	PbVolSecondaryRightLsb	DSVCR	Register address of playback secondary volume control (Right LSB)				
12	PbMutePrimaryLeftLsb	DPMBLC	Register address of playback primary mute control (Left LSB)				
13	PbMutePrimaryRightLsb	DPMBRC	Register address of playback primary mute control (Right LSB)				
14	PbMuteSecondaryLeftLsb	DSMBLC	Register address of playback secondary mute control (Left LSB)				
15	PbMuteSecondaryRightLsb	DSMBRC	Register address of playback secondary mute control (Right LSB)				
16	MiscProperties3	DVCB	DAC Volume Control Bits start position and bits count. Some DAC volume registers have limited significant bits. This field lets the significant bits be specified. For example if the volume registers use only bit [6:0] you would set Volume_Bit_Count=7 and Volume_Bit_Start=0.				
	Bit Position		7 6 5 4 3 2 1 0				
	Bit Name		PbVolBitfieldSize PbVolBitfieldOffset				
	PbVolBitfieldSize	VBC	Specifies the size of the volume control bitfield within the register.				
	PbVolBitfieldOffset	VBS	Specifies the offset of the volume control bitfield within the register.28				
17	MiscProperties4	DMBP	DAC Mute Bit Positions.				
	Bit Position		7 6 5 4 3 2 1 0				
	Bit Name		PbVolMinRegValue PbVolMaxRegValue				
	PbMuteBitPositionLeft	DMBPL	Playback Mute bit position (Left) (ignored if PbMuteByRegBit=0)				
	PbMuteBitPositionRight	DMBPR	Playback Mute bit position (Right) (ignored if PbMute-ByRegBit=0)				
18	PbVolMinRegValue	DVMV	Register value corresponding to minimum playback volume				
19	PbVolMaxRegValue	DVXV	Register value corresponding to maximum playback volume				
20	MiscProperties5	DVUBP	(Contents ignored if PbVolHasUpdateBits = 0)				
	Bit Position		7 6 5 4 3 2 1 0				
	Bit Name		PbVolUpdateBitPosLeft PbVolUpdateBitPosRight				
	PbVolUpdateBitPosLeft	DVUBPL	Playback Volume Update Bit Position (Left)				
	PbVolUpdateBitPosRight	DVUBPR	Playback Volume Update Bit Position (Right)				
21	PbPrimaryVolUpdateRegAddrLeftLsb	DPVURL	Playback Primary Volume Update register address (Left MSB)				
22	PbPrimaryVolUpdateRegAddrRightLsb	DPVURR	Playback Primary Volume Update register address (Right MSB)				

Byte	Name	Previous Name (Prior to Data Sheet Rev 1.2)	Description									
23	PbSecondaryVolUpdateRegAddrLeftLsb	DSVURL	Playback Secondary Volume Update register address (Left MSB)						ress			
24	PbSecondaryVolUpdateRegAddrRightLsb	DSVURR	Playback Secondary Volume Update register address (Right MSB)							ress		
25	MiscProperties6	DMP1										
	Bit Position		7	6	5	4	3	2	1	0		
	Bit Name		PbMuteGpioNumber —				_	PbMuteGpioState	PbMuteByGpio			
	PbMuteGpioNumber	GPION		Numbe teByGp) used t	for play	back m	pack mute (ignored if			
	PbMuteGpioState	SWM	GPIO state when playback muted. (Ignored if PbMute-ByGpio = 0) 0: Playback muted when GPIO is low					/lute-				
-	PbMuteByGpio	MBG	Playback muted when GPIO is high Playback muting implemented by GPIO									
	, bindieby epie	WIDO	0: No									
			1: Yes	;								
26	MiscProperties7	DMP2										
	Bit Position		7	6	5	4	3	2	1	0		
	Bit Name		_	_	_	_	_	_	PbMuteByZero	PbMuteByVolReg		
	PbMuteByZero	MBZ	Mute E	By Zero	S.							
			0: No effect.									
		This i mute					1: Mute by sending zero-valued samples to the DAC. This is useful for a DAC that does not support hardware mute or volume functions. Not supported when playback and record are both active.					
	PbMuteByVolReg	MBVR	Mute By Volume Register.									
			0: No effect.									
			1: Mute by setting the volume register to the value specified by DVMV.					•				
27	PbMuteVolRegValue	DVMV	Volume register value used to mute playback (ignored if PbMuteByVolReg=0)									
28	Reserved		Reser	ved								
29	Reserved		Reser	ved								

3.6.2.2.2 Codec Configuration String Format for CP2114-B01 Devices

Starting at byte 30, a codec configuration string is used to communicate with the codec over the I^2C interface. If the codec register size bit is 0 (indicating 8-bit mode), the codec register/value pairs should be written in the format of:

```
Byte[30] = <Codec_Register_Address>
Byte[31] = <Codec_Register_Value>
Byte[32] = <Codec_Register_Address>
Byte[33] = <Codec_Register_Value>
...
```

If the codec register size bit is 1 (indicating 16-bit mode), the codec register/value pairs should be written in the format of:

```
Byte[30] = <Codec_Register_Address>
Byte[31] = <Codec_Register_Value_MSB>
Byte[32] = <Codec_Register_Value_LSB>
Byte[33] = <Codec_Register_Address>
Byte[34] = <Codec_Register_Value_MSB>
Byte[35] = <Codec_Register_Value_LSB>
...
```

3.6.2.2.3 Codec Configuration In-Band Commands for CP2114-B01 Devices

To support special functions such as GPIO outputs, arbitrary delay in between codec register access, codec power off sequence in suspend and power on sequence in active mode, the CP2114 supports special in-band commands starting from byte 30. These commands are identified by command codes 0xFA to 0xFF. When parsing codec register/value pairs, if CP2114 firmware encounters 0xFA to 0xFF in the <Codec_Register_Address> field, the CP2114 performs the task associated with the command instead of sending it to the codec.

- SUSPEND_SEQUENCE specifies a sequence of codec register/value tuples (consisting of 2 or 3 bytes) and in-band commands that are applied when entering USB suspend mode. Typically these commands are used to power down certain blocks on the codec in suspend mode to minimize power consumption.
- ACTIVE_SEQUENCE specifies a sequence of codec register/value tuples that are applied when entering active mode (i.e. leaving USB suspend mode).
- The DELAY_MICROSECONDS, SET_GPIO and DELAY_MILLISECONDS in-band commands can be embedded in SUS-PEND_SEQUENCE and ACTIVE_SEQUENCE if needed.
- · SET GPIO sets a specified GPIO to high or low.
- DELAY_MICROSECONDS instructs the firmware to introduce a coarse delay of n microseconds as specified in the parameter list. Similarly, DELAY MILLISECONDS instructs the firmware to introduce a course delay in milliseconds.

The format of most In-band commands except for SUSPEND_SEQUENCE and ACTIVE_SEQUENCE is analogous to codec register/value tuples.

Table 3.11. Codec Configuration In-Band Commands for CP2114-B01 Devices

Name	Identifier	In-Band Parameter List	In-Band Parameter List
		Codec register size = 0 (8bit)	Codec register size = 1(16bit)
SUSPEND_SEQUENCE	0xFA	<length bytes="" commands="" in="" in-band="" of="" or="" other="" pairs="" register="" value=""> <reg commands="" in-band="" or="" other=""> <value command="" in-band="" or="" parameter=""></value></reg></length>	<reserved> <length bytes="" commands="" in="" in-band="" of="" or="" other="" pairs="" register="" triplet="" value=""> <reg command="" id="" in-band="" or="" other=""> <value_hi byte="" command="" high="" in-band="" of="" or="" parameter=""> <value_lo byte="" inband<="" low="" of="" or="" td=""></value_lo></value_hi></reg></length></reserved>
ACTIVE_SEQUENCE	0xFB	<pre><length bytes="" commands="" in="" in-band="" of="" or="" other="" pairs="" register="" value=""> <reg commands="" in-band="" or="" other=""> <value command="" in-band="" or="" parameter=""></value></reg></length></pre>	<pre>command parameter> <reserved> <length bytes="" com-="" in="" in-band="" mands="" of="" or="" other="" pairs="" register="" triplet="" value=""> <reg command="" id="" in-band="" or="" other=""> <value_hi byte="" command="" high="" in-band="" of="" or="" parameter=""> <value_lo byte="" command="" inband="" low="" of="" or="" parameter=""></value_lo></value_hi></reg></length></reserved></pre>
REENUMERATE	0xFC	<reserved></reserved>	<reserved><reserved></reserved></reserved>
DELAY_MICROSECONDS	0xFD	<delay></delay>	<reserved> <delay></delay></reserved>
SET_GPIO	0xFE	(<gpio_state> << 7 <gpio_num- ber> & 0x0F)</gpio_num- </gpio_state>	<reserved> (<gpio_state> << 7 <gpio_ number=""> & 0x0F)</gpio_></gpio_state></reserved>
DELAY_MILLISECONDS	0xFF	<delay></delay>	<reserved> <delay></delay></reserved>

The combination of SET_GPIO in-band commands and DELAY commands can be used to send pulses or toggle output GPIOs (assuming that these GPIOs have been configured as output pins). Some DACs may require DAC reset via a GPIO pin, this can be accomplished with in-band commands as well.

3.6.3 USB and GPIO Configuration

The global configuration area is used to store USB descriptors and GPIO configuration. If the programmable ROM has not been programmed, the default configuration data shown in the tables below is used. In addition, each field in these tables may only be customized once.

Table 3.12. Default USB Configuration Data

Name	Value
Vendor ID	10C4h
Product ID	EAB0h
Power Descriptor (Attributes)	80h (Bus-powered)
Power Descriptor (Max. Power)	32h (100 mA)
Release Number	0100h (Release Version 01.00)
Manufacturer String	"Silicon Laboratories" (62 ASCII characters maximum)
Product Description String	"CP2114 USB-Audio Bridge" (62 characters maximum)
Serial String	Unique 8 character ASCII string (30 characters maximum)

Table 3.13. Default GPIO Data

Pin Name	Default Function
GPIO.0_RMUTE	Record Mute
GPIO.1_PMUTE	Playback Mute
GPIO.2_VOL-	Volume Down
GPIO.3_VOL+	Volume Up
GPIO.4_RMUTELED	Record Mute LED
GPIO.5_TXT_CFGSEL0	Config Selector 0
GPIO.6_RXT_CFGSEL1	Config Selector 1
GPIO.7_RTS_CFGSEL2	Config Selector 2
GPIO.8_CTS_CFGSEL3	Config Selector 3
GPIO.9_CLKOUT	Clock Output
GPIO.10_TX	UART TX
GPIO.11_RX	UART RX

Table 3.14. Default UART and Suspend Data

Name	Default Function
Flush Buffers	Flush TX and RX FIFO on open
SUSPEND	Output—Push Pull
/SUSPEND	Output—Push Pull
Suspend Latch	0x0000
Suspend Mode	0x0000


Name	Default Function
Clock Divider	Divide by 1

While customization of the USB configuration data is optional, customizing the VID/PID combination is strongly recommended. A unique VID/PID will prevent the device from being recognized by any other manufacturer's software application. A vendor ID can be obtained from www.usb.org or Silicon Labs can provide a free PID for the OEM product that can be used with the Silicon Labs VID. All CP2114 devices are pre-programmed with a unique serial number. It is important to have a unique serial if it is possible for multiple CP2114-based devices to be connected to the same PC.

3.7 Voltage Regulator

The CP2114 includes an on-chip voltage regulator with a 3.45 V output. This allows the CP2114 to be configured as either a USB buspowered device or a USB self-powered device. A typical connection diagram of the device in a bus-powered application using the regulator is shown in Figure 16. When enabled, the voltage regulator output appears on the VDD pin and can be used to power external devices. See Table 4 for the voltage regulator electrical characteristics.

If it is desired to use the regulator to provide VDD in a self-powered application, the same connections from Figure 16 can be used, but connect REGIN to an on-board 5 V supply, and disconnect it from the VBUS pin. In addition, if REGIN may be unpowered while VBUS is 5 V, a resistor divider (or functionally equivalent circuit) shown in Note 5 of Figure 3.9 Typical Self-Powered Connection Diagram (Regulator Bypass) on page 44 is required to meet the absolute maximum voltage on VBUS specification in 2.3 Absolute Maximum Ratings.




- Note 1: Avalanche transient voltage suppression diodes compatible with Full-speed USB should be added at the connector for ESD protection. Use Littelfuse p/n SP0503BAHT or equivalent.
- Note 2 : VIO can be connected directly to VDD or to a supply as low as 1.8 V to set the I/O interface voltage.
- Note 3: An external pull-up is not required, but can be added for noise immunity.
- Note 4: If configuration ROM is to be programmed via USB, a 4.7 F capacitor must be added between VPP and ground. During a programming operation, the pin should not be connected to other circuitry, and VIO must be at least 3.3 V.

Figure 3.8. Typical Bus-Powered Connection Diagram

Alternatively, if 3.0 to 3.6 V power source is supplied to the VDD pin, the CP2114 can function as a USB self-powered device with the voltage regulator bypassed. For this configuration, the REGIN input should be tied to VDD to bypass the voltage regulator. A typical connection diagram showing the device in a self-powered application with the regulator bypassed is shown in Figure 3.9 Typical Self-Powered Connection Diagram (Regulator Bypass) on page 44.

The USB max power and power attributes descriptor must match the device power usage and configuration. See application note *AN721: CP210x/CP21xx Device Customization Guide* for information on how to customize USB descriptors for the CP2114.



- **Note 1 :** Avalanche transient voltage suppression diodes compatible with Full-speed USB should be added at the connector for ESD protection. Use Littelfuse p/n SP0503BAHT or equivalent.
- Note 2: VIO can be connected directly to VDD or to a supply as low as 1.8 V to set the I/O interface voltage.
- Note 3: An external pull-up is not required, but can be added for noise immunity.
- Note 4: If configuration ROM is to be programmed via USB, a 4.7 F capacitor must be added between VPP and ground. During a programming operation, the pin should not be connected to other circuitry, and VIO must be at least 3.3 V.
- Note 5: For self-powered systems where VDD and VIO may be unpowered when VBUS is connected to 5 V, a resistor divider (or functionally-equivalent circuit) on VBUS is required to meet the absolute maximum voltage on VBUS specification in the Electrical Characteristics section.

Figure 3.9. Typical Self-Powered Connection Diagram (Regulator Bypass)

4. Pin Definitions

4.1 CP2114 QFN32 Pin Definitions




Figure 4.1. CP2114-B02 QFN32 Pinout




Figure 4.2. CP2114-B01 QFN32 Pinout

Table 4.1. Pin Definitions for CP2114 QFN32

Pin	Pin Name	Description
Number		
1	SDIN	Serial data input signal for the I ² S interface.
2	SCK	Serial clock output signal for the I ² S interface.

Pin Number	Pin Name	Description
3	GND	Ground. Must be tied to ground.
4	D+	USB Data Positive
5	D-	USB Data Negative
6	VIO	Power Input. I/O Supply Voltage Input.
7	VDD	Supply Power Input /
		5V Regulator Output
8	REGIN	Power Input. 5 V Regulator Input. This pin is the input to the on-chip voltage regulator.
9	VBUS	Digital Input. VBUS Sense Input. This pin should be connected to the VBUS signal of a USB network.
10	/RST	Digital Input. Device Reset. Open-drain output of internal POR or VDD monitor. An external source can initiate a system reset by driving this pin low for the time specified in TODO.
11 ¹	GPIO.6	Digital Input/Output. User-configurable input or output.
	RXT	Digital Output. This pin toggles while the UART is receiving data and is logic high when the UART is not receiving data.
	CFGSEL1 /	Digital Input (CP2114-B02). Selects boot configuration. See 3.5.2 GPIO.5-8—Config Selection for more information.
	DACSEL1	Digital Input (CP2114-B01). Selects boot configuration. See 3.5.2 GPIO.5-8—Config Selection for more information.
12 ¹	GPIO.4	Digital Input/Output. User-configurable input or output.
	RMUTELED	Digital Output. Record Mute LED: This pin is driven low while recording is muted.
13 ¹	GPIO.3	Digital Input/Output. User-configurable input or output.
	VOL+	Digital Input. Increases volume each time this pin is driven low.
14 ¹	GPIO.4	Digital Input/Output. User-configurable input or output.
	VOL-	Digital Input. Decreases volume each time this pin is driven low.
15 ¹	GPIO.11	Digital Input/Output. User-configurable input or output.
	RX	Digital Input. Asynchronous data input (UART Receive) for the UART Interface.
16 ¹	GPIO.10	Digital Input/Output. User-configurable input or output.
	TX	Digital Output. Asynchronous data output (UART Transmit) for the UART Interface.
17 ¹	/SUSPEND	Digital Output. This pin indicates whether the device is in the USB Suspend or not (active low).
18 ¹	SUSPEND	Digital Output. This pin indicates whether the device is in the USB Suspend or not (active high).
19 ¹	GPIO.7	Digital Input/Output. User-configurable input or output.
	RTS	Digital Output. Ready to Send control output (active low) for the UART Interface.
	CFGSEL2 /	Digital Input (CP2114-B02). Selects boot configuration. See 3.5.2 GPIO.5-8—Config Selection for more information.
	DACSEL2	Digital Input (CP2114-B01). Selects boot configuration. See 3.5.2 GPIO.5-8—Config Selection for more information.

Pin	Pin Name	Description
Number		
20 ¹	GPIO.8	Digital Input/Output. User-configurable input or output.
	CTS	Digital Output. Clear To Send control input (active low) for the UART Interface.
	CFGSEL3 /	Digital Input (CP2114-B02). Selects boot configuration. See 3.5.2 GPIO.5-8—Config Selection for more information.
	DACSEL3	Digital Input (CP2114-B01). Selects boot configuration. See 3.5.2 GPIO.5-8—Config Selection for more information.
21 ¹	VPP	Connect a 4.7 μ F capacitor between this pin and ground to support one-time programming via the USB interface.
22 ¹	GPIO.9	Digital Input/Output. User-configurable input or output.
	CLKOUT	Digital Output. Outputs a configurable frequency clock signal.
23	LRCK	Digital Output. Left-right clock output for the I ² S interface.
24 ¹	NC	This pin should be left unconnected or tied to V _{IO} .
25	MCLK	Digital Output. Master clock output signal for the I ² S interface.
26	SCL	Digital Input/Output. Serial clock signal for the I ² C interface.
27	SDA	Digital Input/Output. Serial data signal for the I ² C interface.
28 ¹	GPIO.5	Digital Input/Output. User-configurable input or output.
	TXT	Digital Output. This pin toggles while the UART is transmitting data and is logic high when the UART is not transmitting data.
	CFGSEL0 /	Digital Input (CP2114-B02). Selects boot configuration. See 3.5.2 GPIO.5-8—Config Selection for more information.
	DACSEL0	Digital Input (CP2114-B01). Selects boot configuration. See 3.5.2 GPIO.5-8—Config Selection for more information.
29 ¹	GPIO.1	Digital Input/Output. User-configurable input or output.
	PMUTE	Digital Input. Playback Mute: Toggles playback between mute and un-mute each time this pin is driven low.
30 ¹	GPIO.0	Digital Input/Output. User-configurable input or output.
	RMUTE	Digital Input. Record Mute: Toggles record between mute and un-mute each time this pin is driven low.
31 ¹	EXTCLK	Digital Input. External clock input of CP2114 (optional). An external clock is needed if the coded does not support a 12.000 MHz master clock (MCLK).
32	SDOUT	Digital Output. Serial data output signal for the I ² S interface.
Note:	I	

Note:

1. Pins can be left unconnected when not used.

5. QFN32 Package Specifications

5.1 QFN32 Package Dimensions




Figure 5.1. QFN32 Package Drawing

Table 5.1. QFN32 Package Dimensions

Dimension	Min	Тур	Max		
Α	0.80	0.9	1.00		
A1	0.00	0.02	0.05		
b	0.18	0.25	0.30		
D	5.00 BSC				
D2	3.20	3.30	3.40		
е		0.50 BSC			
Е	5.00 BSC				
E2	3.20	3.30	3.40		
L	0.30	0.40	0.50		
L1	0.00	_	0.15		

Dimension	Min	Тур	Max
aaa	_	_	0.15
bbb	_	_	0.10
ddd	_	_	0.05
eee	_	_	0.08

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

5.2 QFN32 PCB Land Pattern




Figure 5.2. QFN32 PCB Land Pattern Drawing

Table 5.2. QFN32 PCB Land Pattern Dimensions

Dimension	Min	Max										
C1	4.80	4.90										
C2	4.80	4.90										
E	0.50 BSC											
X1	0.20	0.30										
X2	3.20	3.40										
Y1	0.75	0.85										
Y2	3.20	3.40										

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

5.3 QFN32 Package Marking



Figure 5.3. QFN32 Package Marking

The package marking consists of:

- TTTTTT A trace or manufacturing code. The first digit of this code is the hardware revision (i.e. B).
- YY The last two digits of the assembly year.
- WW The two-digit workweek when the device was assembled.
- · + Indicates the device is lead free and RoHS compliant.

6. Related Documents and Software

The following documents and software packages are applicable to the CP2114 devices:

- Application Notes
 - AN721: CP210x/CP21xx Device Customization Guide This application note describes how to use the software to configure the USB parameters on the CP21xx devices.
 - AN433: CP2110/4 HID-to-UART API Specification This application note describes the Application Programming Interface (API) of the dynamic libraries provided by Silicon Labs. Using these dynamic libraries is the quickest and easiest way to develop custom software applications for the CP2114.
 - AN434: CP2110/4 Interface Specification This application note describes the CP2114 device interface, i.e. the format of the
 USB vendor-specific reports used to configure and control the CP2114. This document can be used as a debugging resource, or
 to develop custom software applications on environments for which no dynamic library is provided.
- · Software Packages
 - · CP2110/4 Software package for Linux
 - CP2110/4 Software package for Mac
 - · CP2110/4 Software package for Windows
 - CP2114 Supplemental Codec Configuration Files
 - · Fixed Function Customization Utility

These documents and software packages can be accessed on the Silicon Labs website (www.silabs.com/interface-appnotes and http://www.silabs.com/interface-software) or in Simplicity Studio using the [Application Notes] tile.

7. Revision History

7.1 Revision 1.2

April 22nd, 2016

Added CP2114-B02 device.

Updated all references to DAC to codec.

Updated 1. Feature List and Ordering Information with the B02 features.

Updated 1. Feature List and Ordering Information with a note regarding issues using the CP2114 with a USB hub.

Removed references to specific registers in 2.1.7 System Clock, 2.1.8 I²S Digital Audio Interface, and 2.1.9 I²C.

Updated the DACSELn pins to CFGSELn and changed the name throughout from DAC Select to Config Select.

Updated text, signal descriptions, and figures in 3.2.1 Audio Interface Modes — I²S and Left-Justified.

Updated text in 3.2.2 USB and Digital Audio Clock Requirements.

Removed section 9.1.6 Example Configuration String.

Made text, table, and figure updates to 3.2.3 CP2114 Clock Configuration.

Updated and merged the Audio Configuration String sections.

Made a few text edits to the Table 3.10 Audio Configuration Block for CP2114-B01 Devices on page 34.

Moved 3.6.1 One-Time Programmable ROM Configuration Programming and 3.3.1 Real-Time Programming to the 3.6 One-Time Programmable ROM section.

Updated text in 3.5.5 GPIO.9—Clock Output.

Updated the text of 6. Related Documents and Software.

Changed minimum baud rate from 300 to 375 bits per second.

7.2 Revision 1.1

January 2014

Updated text describing MCLK as an input. MCLK is an output from the CP2114.

Referenced the SDIN signal to a generic audio device, rather than a DAC, since a DAC would not have an input signal.

Added a row for VBUS in 2.3 Absolute Maximum Ratings.

Added VDD Ramp Time for Power On specification to 2.1.3 Reset.


Added VPP Voltage specification to 2.1.6 One Time Programmable Memory.

Updated 3.7 Voltage Regulator to add absolute maximum voltage on VBUS requirements in self-powered systems.

Table of Contents

1.	Feature List and Ordering Information	1
2.	Electrical Specifications	2
	2.1 Electrical Characteristics	
	2.1.2 I2S, I2C, UART and Suspend I/O	
	2.1.3 Reset	
	2.1.4 Voltage Regulator	3
	2.1.5 GPIO Output	
	2.1.6 One Time Programmable Memory	
	2.1.7 System Clock	
	2.1.8 I ² S Digital Audio Interface	
	2.1.9 I ² C	
	2.1.10 Analog Output/Input Characteristics (CS42L55 Daughtercard)	
	2.1.11 Analog Output/Input Characteristics (WM8523 Daughtercard)	
	2.1.12 Analog Output/Input Characteristics (PCM1774 Daughtercard)	
	2.2 Thermal Conditions	10
	2.3 Absolute Maximum Ratings	11
3.	Functional Description...........................1	12
	3.1 System Overview	12
	3.2 Audio Interface	12
	3.2.1 Audio Interface Modes — I^2S and Left-Justified	13
	3.2.2 USB and Digital Audio Clock Requirements	
	3.2.3 CP2114 Clock Configuration	15
	3.3 USB Function Controller and Transceiver	17
	3.3.1 Real-Time Programming	17
	3.4 Asynchronous Serial Data Bus (UART) Interfaces	18
	3.5 GPIO Pins	19
	3.5.1 GPIO.0-4—Audio Playback and Record	20
	3.5.2 GPIO.5-8—Config Selection	
	3.5.3 GPIO.5-6—UART Transmit and Receive Toggle	21
	3.5.4 GPIO.7-8—Hardware Flow Control (RTS and CTS)	
	3.5.5 GPIO.9—Clock Output	22
	3.6 One-Time Programmable ROM	22
	3.6.1 One-Time Programmable ROM Configuration Programming	23
	3.6.2 Audio Configuration Area	24
	3.6.2.1 Audio Configuration for CP2114-B02 Devices	
	3.6.2.2 Audio Configuration for CP2114-B01 Devices	
	3.6.3 USB and GPIO Configuration	
	3.7 Voltage Regulator	
4.	Pin Definitions	
	4.1 CP2114 QFN32 Pin Definitions	15

5.	QFN32 Package Specifications.													49
	5.1 QFN32 Package Dimensions.			-										.49
	5.2 QFN32 PCB Land Pattern													.51
	5.3 QFN32 Package Marking		•											.52
6.	Related Documents and Software													53
7.	Revision History													54
	7.1 Revision 1.2													.54
	7.2 Revision 1.1													.54
Ta	ble of Contents													55





loT Portfolio www.silabs.com/loT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

http://www.silabs.com