SCBS149D – JULY 1994 – REVISED MARCH 2004

 Members of the Texas Instruments Widebus™ Family 	SN54LVT16646 WD F SN74LVT16646 DGG OR (TOP VIEW)	
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation 	1CLKAB 2 55	1 0E 1CLKBA 1SBA
 Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC}) 	GND 4 53	GND 1B1
 Support Unregulated Battery Operation Down to 2.7 V 	V _{CC} 7 50	1B2 V _{CC}
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1A4 🛛 9 48 🗍	1B3 1B4
 Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors 	GND 11 46	1B5 GND 1B6
 I_{off} and Power-Up 3-State Support Hot Insertion 	1A7 🚺 13 44 🗍	1B7 1B8
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	2A1 15 42	2B1 2B2
 Flowthrough Architecture Optimizes PCB Layout 		2B3 GND
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	2A5 20 37	2B4 2B5
 ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) 	V _{CC} 22 35	2B6 V _{CC}
- 200-V Machine Model (A115-A)	2A8 24 33	2B7 2B8 GND
description/ordering information The 'LVT16646 devices are 16-bit bus	2SAB 26 31	2SBA
transceivers and registers designed for low-voltage $(3.3-V)$ V _{CC} operation, but with the		2CLKBA 2OE

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT16646 devices.

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74LVT16646DL	1)/7740040
-40°C to 85°C	SSOP – DL	Tape and reel	SN74LVT16646DLR	LVT16646
TSSOP – DGG		Tape and reel	SN74LVT16646DGGR	LVT16646
–55°C to 125°C	CFP – WD	Tube	SNJ54LVT16646WD	SNJ54LVT16646WD

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

system environment.

capability to provide a TTL interface to a 5-V

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCBS149D - JULY 1994 - REVISED MARCH 2004

description/ordering information (continued)

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when OE is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

		INP	UTS			DATA	A I/Os	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]
Х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

FUNCTION TABLE

[†] The data output functions may be enabled or disabled by various signals at OE and DIR. Data input functions always are enabled; i.e., data at the bus pins are stored on every low-to-high transition of the clock inputs.



SCBS149D - JULY 1994 - REVISED MARCH 2004





Figure 1. Bus-Management Functions



SCBS149D - JULY 1994 - REVISED MARCH 2004

logic diagram (positive logic)



To Seven Other Channels



SCBS149D - JULY 1994 - REVISED MARCH 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} – Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I _O : SN54LVT16646	96 mA
SN74LVT16646	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT16646	48 mA
SN74LVT16646	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DL package	
Storage temperature range, T _{stg} 6	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54LV	T16646	SN74LV	/T16646	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	EN	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current		Ó	-24		-32	mA
IOL	Low-level output current		201	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	40	10		10	ns/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCBS149D - JULY 1994 - REVISED MARCH 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54LVT16	646	SN7	4LVT16	646	
PARAMETER	1	EST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 2.7 V,	lj = -18 mA				-1.2			-1.2	V
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = –100 μA		VCC-0).2		V _{CC} -0	.2		
Maria	V _{CC} = 2.7 V,	I _{OH} = – 8 mA		2.4			2.4			
VOH	No. 21	I _{OH} = – 24 mA		2						V
	$V_{CC} = 3 V$	$I_{OH} = -32 \text{ mA}$					2			
		I _{OL} = 100 μA				0.2			0.2	
	V _{CC} = 2.7 V	$I_{OL} = 24 \text{ mA}$				0.5			0.5	
Max		I _{OL} = 16 mA				0.4			0.4	v
V _{OL}	N 9V	$I_{OL} = 32 \text{ mA}$				0.5			0.5	v
	$V_{CC} = 3 V$	I _{OL} = 48 mA				0.55				
		$I_{OL} = 64 \text{ mA}$				N.			0.55	
	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$	Control in puto		1.	±1			±1	
	$V_{CC} = 0$ or MAX [‡] ,	V _I = 5.5 V	Control inputs		4	10			10	
l _i		V _I = 5.5 V			6	20			20	μA
	V _{CC} = 3.6 V	VI = VCC	A or B ports§		20	5			5	
		$V_{I} = 0$		2	Ç.	-10			-10	
loff	$V_{CC} = 0,$	V_{I} or $V_{O} = 0$ to 4.5	5 V	Y					±100	μA
		VI = 0.8 V	A on D monto	75			75			
l _{l(hold)}	V _{CC} = 3 V	V _I = 2 V	A or B ports	-75			-75			μA
IOZH	V _{CC} = 3.6 V,	$V_{O} = 3 V$				1			1	μΑ
IOZL	V _{CC} = 3.6 V,	$V_{O} = 0.5 V$				-1			-1	μΑ
			Outputs high			0.12			0.12	
ICC	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	$I_{O} = 0,$	Outputs low			5			5	mA
			Outputs disabled			0.12			0.12	
ΔI_{CC} ¶	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC} of		– 0.6 V,			0.2			0.2	mA
Ci	V _I = 3 V or 0				3.5			3.5		pF
C _{io}	$V_{O} = 3 V \text{ or } 0$				12			12		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$ Unused pins at V_{CC} or GND

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS149D - JULY 1994 - REVISED MARCH 2004

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LV	T16646			SN74LV	T16646		
			×CC = ± 0.2		V _{CC} =	2.7 V	= V _{CC} ± 0.		V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150	N	150		150		150	MHz
tw	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
	Setup time,	Data high	1.3	e la	1.4		1.3		1.4		
t _{su}	A or B before CLKAB↑ or CLKBA↑	Data low	2.4	20	3		2.4		3		ns
4.	Hold time,	Data high	0.5	00	0		0.5		0		
th	A or B after CLKAB↑ or CLKBA↑	Data low	0.6	Q.	0.5		0.5		0.5		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)


				SN54LV	T16646			SN7	4LVT16	646		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			C = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX	
fmax			150				150					MHz
^t PLH	CLKBA or	A or D	1.8	6		6.9	1.8	3.8	5.7		6.7	~~
^t PHL	CLKAB	A or B	2.1	5.9		6.6	2.1	3.9	5.7		6.5	ns
^t PLH	A	D on A	1.3	4.9	M	5.6	1.3	3	4.7		5.4	
^t PHL	A or B	B or A	1	4.8	JIA	5.8	1	3.1	4.7		5.6	ns
^t PLH	SBA or SAB‡	A	1.4	6.4	RE	7.4	1.4	4	6.2		7.2	
^t PHL	SDA UI SAD+	A or B	1.4	6.4	Y_	7.4	1.4	4.3	6.2		7.2	ns
^t PZH	OE	A or B	1	5.7	>	7.4	1	3	5.4		6.4	
^t PZL	UE	AOID	1	6.5		7.5	1	3.1	5.6		6.5	ns
^t PHZ	OE	A	2.3	Q 6.7		7.1	2.3	4.6	6.5		6.9	
^t PLZ	UE	A or B	2.2	6		6.5	2.2	4.5	5.8		5.9	ns
^t PZH	DID	A an D	1	5.9		7.7	1	3.3	5.7		6.7	
^t PZL	DIR	A or B	1.2	5.9		7.3	1.2	3.5	5.8		6.7	ns
^t PHZ	DIR	A or B	1.7	7.3		8.5	1.7	4.7	7.2		8.3	200
^t PLZ	DIK	AUID	1.5	7.8		7.4	1.5	4.9	6.6		7.2	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCBS149D - JULY 1994 - REVISED MARCH 2004



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms





1-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVT16646DGGR	NRND	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16646	
SN74LVT16646DL	NRND	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16646	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

1-Aug-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal


Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT16646DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT16646DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated