
www.ti.com

SCAS568M-MARCH 1996-REVISED FEBRUARY 2006

#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

# DGG, DGV, OR DL PACKAGE (TOP VIEW)



### **DESCRIPTION/ORDERING INFORMATION**

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAC	3E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Tone and real	SN74LVCH16373AGRDR	LDH373A
	FBGA – ZRD (Pb-free)	Tape and reel	SN74LVCH16373AZRDR	LDH3/3A
	SSOP – DL	Tube	SN74LVCH16373ADL	LVCH16373A
	330F - DL	Tape and reel	SN74LVCH16373ADLR	LVCH103/3A
–40°C to 85°C	TSSOP - DGG	Tape and reel	SN74LVCH16373ADGGR	LVCH16373A
-40 C to 65 C			74LVCH16373ADGGRG4	EVOITIO373A
	TVSOP – DGV	Tape and reel	SN74LVCH16373ADGVR	LDH373A
	TVSOF - DGV	rape and reer	74LVCH16373ADGVRE4	LDH373A
	VFBGA – GQL	Tape and reel	SN74LVCH16373AGQLR	- LDH373A
	VFBGA – ZQL (Pb-free)	rape and reer	SN74LVCH16373AZQLR	LDI IST SA

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCAS568M-MARCH 1996-REVISED FEBRUARY 2006



# DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74LVCH16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

# GQL OR ZQL PACKAGE (TOP VIEW)


#### 1 2 3 4 5 6 000000 000000 000000 С 000000 D OO()()Ε OO()()F 000000 G 000000 Н 000000 000000

# TERMINAL ASSIGNMENTS<sup>(1)</sup> (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V <sub>CC</sub>	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V <sub>CC</sub>	V <sub>CC</sub>	2F6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 <del>OE</del>	NC	NC	NC	NC	2LE

(1) NC – No internal connection

#### GRD OR ZRD PACKAGE (TOP VIEW)



# TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

1	2	3	4	5	6
1Q1	NC	1 <del>OE</del>	1LE	NC	1D1
1Q3	1Q2	NC	NC	1D2	1D3
1Q5	1Q4	$V_{CC}$	$V_{CC}$	1D4	1D5
1Q7	1Q6	GND	GND	1D6	1D7
2Q1	1Q8	GND	GND	1D8	2D1
2Q3	2Q2	GND	GND	2D2	2D3
2Q5	2Q4	$V_{CC}$	$V_{CC}$	2D4	2D5
2Q7	2Q6	NC	NC 2	2D6	2D7
2Q8	NC	2 <del>OE</del>	2LE	NC	2D8
	1Q1 1Q3 1Q5 1Q7 2Q1 2Q3 2Q5 2Q7	1Q1 NC 1Q3 1Q2 1Q5 1Q4 1Q7 1Q6 2Q1 1Q8 2Q3 2Q2 2Q5 2Q4 2Q7 2Q6	1Q1         NC         1OE           1Q3         1Q2         NC           1Q5         1Q4         V <sub>CC</sub> 1Q7         1Q6         GND           2Q1         1Q8         GND           2Q3         2Q2         GND           2Q5         2Q4         V <sub>CC</sub> 2Q7         2Q6         NC	1Q1         NC         1OE         1LE           1Q3         1Q2         NC         NC           1Q5         1Q4         V <sub>CC</sub> V <sub>CC</sub> 1Q7         1Q6         GND         GND           2Q1         1Q8         GND         GND           2Q3         2Q2         GND         GND           2Q5         2Q4         V <sub>CC</sub> V <sub>CC</sub> 2Q7         2Q6         NC         NC	1Q1         NC         1OE         1LE         NC           1Q3         1Q2         NC         NC         1D2           1Q5         1Q4         V <sub>CC</sub> V <sub>CC</sub> 1D4           1Q7         1Q6         GND         GND         1D6           2Q1         1Q8         GND         GND         1D8           2Q3         2Q2         GND         GND         2D2           2Q5         2Q4         V <sub>CC</sub> V <sub>CC</sub> 2D4           2Q7         2Q6         NC         NC         2D6


(1) NC - No internal connection



#### **FUNCTION TABLE**

	INPUTS	OUTPUT	
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	Χ	Χ	Z

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for the DGG, DGV, and DL packages.

# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)


			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)	Input voltage range <sup>(2)</sup>		6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the high	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	Continuous output current			
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
		DGG package		70	
		DGV package		58	
$\theta_{JA}$	Package thermal impedance (4)	DL package		63	°C/W
		GQL/ZQL package		42	
		GRD/ZRD package		36	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of  $V_{CC}$  is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.





# **Recommended Operating Conditions**(1)

			MIN	MAX	UNIT	
\/	Cupply valtage	Operating	1.65	3.6	V	
$V_{CC}$	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	5.5	V	
\/	Output voltage	High or low state	0	V <sub>CC</sub>	V	
V <sub>O</sub>		3-state	0	5.5	v	
		V <sub>CC</sub> = 1.65		-4		
	Lieb lovel output ourrent	V <sub>CC</sub> = 2.3 V		-8	A	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V	V <sub>CC</sub> = 2.7 V		mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65		4		
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V		8	A	
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V		24	24	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(1)</sup> All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS568M-MARCH 1996-REVISED FEBRUARY 2006

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT	
	$I_{OH} = -100 \mu\text{A}$		1.65 V to 3.6 V	V <sub>CC</sub> - 0.2			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
V	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		V	
$V_{OH}$	I <sub>OH</sub> = -12 mA		2.7 V	2.2		V	
	I <sub>OH</sub> = -12 IIIA	3 V	2.4				
	$I_{OH} = -24 \text{ mA}$	3 V	2.2				
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.2		
	I <sub>OL</sub> = 4 mA	1.65 V		0.45			
$V_{OL}$	I <sub>OL</sub> = 8 mA	2.3 V		0.7	V		
	I <sub>OL</sub> = 12 mA	2.7 V		0.4			
	I <sub>OL</sub> = 24 mA		3 V		0.55		
I <sub>I</sub>	V <sub>I</sub> = 0 to 5.5 V		3.6 V		±5	μΑ	
	V <sub>I</sub> = 0.58 V	1 GE V	(2)				
	V <sub>I</sub> = 1.07 V	1.65 V	(2)				
	V <sub>I</sub> = 0.7 V	221/	45		μΑ		
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45				
	V <sub>I</sub> = 0.8 V	2.1/	75				
	V <sub>I</sub> = 2 V		3 V	<b>-</b> 75			
	$V_I = 0$ to 3.6 $V^{(3)}$		3.6 V		±500		
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$		0		±10	μΑ	
I <sub>OZ</sub>	V <sub>O</sub> = 0 to 5.5 V		3.6 V		±10	μΑ	
	$V_I = V_{CC}$ or GND		2.01/		20	^	
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(4)}$	$I_0 = 0$	3.6 V		20	μΑ	
$\Delta I_{CC}$	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V		500	μΑ	
C <sub>i</sub>	$V_I = V_{CC}$ or GND		3.3 V		5	pF	
C <sub>o</sub>	$V_O = V_{CC}$ or GND		3.3 V		6.5	pF	

#### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


		V <sub>CC</sub> = ± 0.1	1.8 V 5 V	V <sub>CC</sub> = 2 ± 0.2	2.5 V ? V	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high	(1)		(1)		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	(1)		(1)		1.7		1.7		ns
t <sub>h</sub>	Hold time, data after LE↓	(1)		(1)		1.2		1.2		ns

<sup>(1)</sup> This information was not available at the time of publication.

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. This information was not available at the time of publication.

This is the bus-hold maximum dynamic current required to switch the input from one state to another.

This applies in the disabled state only.





### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = 1	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	D	_	(1)	(1)	(1)	(1)		4.9	1.6	4.2	
l <sub>pd</sub>	LE	Q	(1)	(1)	(1)	(1)		5.3	2.1	4.6	ns
t <sub>en</sub>	ŌĒ	Q	(1)	(1)	(1)	(1)		5.7	1.3	4.7	ns
t <sub>dis</sub>	ŌĒ	Q	(1)	(1)	(1)	(1)		6.3	2.5	5.9	ns

<sup>(1)</sup> This information was not available at the time of publication.

# **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
C	Power dissipation capacitance Outputs enabled		f _ 10 MHz	(1)	(1)	39	n.E
$C_{pd}$	per latch	Outputs disabled f = 10 MHz		(1)	(1)	6	pF

<sup>(1)</sup> This information was not available at the time of publication.




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

V	IN	PUT	V V		•	Ь	V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\!\scriptscriptstyle \Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





20-Aug-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
74LVCH16373ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVCH16373ADGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVCH16373ADGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74LVCH16373ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16373ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16373ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16373ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16373ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16373ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVCH16373AZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

20-Aug-2011

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16373ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVCH16373ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCH16373ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVCH16373AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

www.ti.com 14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16373ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16373ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVCH16373ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVCH16373AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6

# ZQL (R-PBGA-N56)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

### DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

www.ti.com/communications

www.ti.com/consumer-apps

www.ti.com/computers

www.ti.com/energy

www.ti.com/industrial

www.ti.com/medical

www.ti.com/security

Products		Applications
Audia	ununu ti com/ou dio	Automotivo on

Wireless Connectivity

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals **DLP® Products** Consumer Electronics www.dlp.com DSP dsp.ti.com **Energy and Lighting** Clocks and Timers www.ti.com/clocks Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt Space, Avionics and Defense power.ti.com

www.ti.com/wirelessconnectivity

www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

**OMAP Mobile Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com