


SN74LVC1G3157 SINGLE-POLE, DOUBLE-THROW ANALOG SWITCH

SCES424E – JANUARY 2003 - REVISED JUNE 2005

- 1.65-V to 5.5-V V_{CC} Operation
- Useful for Both Analog and Digital Applications
- Specified Break-Before-Make Switching
- Rail-to-Rail Signal Handling
- High Degree of Linearity
- High Speed, Typically 0.5 ns ($V_{CC} = 3\text{ V}$, $C_L = 50\text{ pF}$)
- Low On-State Resistance, Typically $\approx 6\ \Omega$ ($V_{CC} = 4.5\text{ V}$)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

description/ordering information

This single-pole, double-throw (SPDT) analog switch is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G3157 can handle both analog and digital signals. The device permits signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
–40°C to 85°C	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74LVC1G3157YEPR	___C5_
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74LVC1G3157YZPR	
	SOT (SOT-23) – DBV	Tape and reel	SN74LVC1G3157DBVR	CC5_
	SOT (SC-70) – DCK	Tape and reel	SN74LVC1G3157DCKR	C5_
	SOT (SOT-553) – DRL	Reel of 4000	SN74LVC1G3157DRLR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2005, Texas Instruments Incorporated


SN74LVC1G3157 SINGLE-POLE, DOUBLE-THROW ANALOG SWITCH

SCES424E – JANUARY 2003 - REVISED JUNE 2005

FUNCTION TABLE

CONTROL INPUT S	ON CHANNEL
L	B1
H	B2

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} (see Note 1)	–0.5 V to 6.5 V
Control input voltage range, V_{IN} (see Notes 1 and 2)	–0.5 V to 6.5 V
Switch I/O voltage range, $V_{I/O}$ (see Notes 1, 2, 3, and 4)	–0.5 V to $V_{CC} + 0.5$ V
Control input clamp current, I_{IK} ($V_{IN} < 0$)	–50 mA
I/O port diode current, I_{IOK} ($V_{I/O} < 0$ or $V_{I/O} > V_{CC}$)	±50 mA
On-state switch current, $I_{I/O}$ ($V_{I/O} = 0$ to V_{CC}) (see Note 5)	±128 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 6): DBV package	165°C/W
DCK package	259°C/W
DRL package	142°C/W
YEP/YZP package	123°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltages are with respect to ground unless otherwise specified.
 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 3. This value is limited to 5.5 V maximum.
 4. V_I , V_O , V_A , and V_{Bn} are used to denote specific conditions for $V_{I/O}$.
 5. I_I , I_O , I_A , and I_{Bn} are used to denote specific conditions for $I_{I/O}$.
 6. The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVC1G3157

SINGLE-POLE, DOUBLE-THROW ANALOG SWITCH

SCES424E – JANUARY 2003 - REVISED JUNE 2005

recommended operating conditions (see Note 7)

			MIN	MAX	UNIT
V _{CC}			1.65	5.5	V
V _{I/O}			0	V _{CC}	V
V _{IN}			0	5.5	V
V _{IH}	High-level input voltage, control input	V _{CC} = 1.65 V to 1.95 V	V _{CC} × 0.75		V
		V _{CC} = 2.3 V to 5.5 V	V _{CC} × 0.7		
V _{IL}	Low-level input voltage, control input	V _{CC} = 1.65 V to 1.95 V	V _{CC} × 0.25		V
		V _{CC} = 2.3 V to 5.5 V	V _{CC} × 0.3		
Δt/Δv	Input transition rise/fall time	V _{CC} = 1.65 V to 1.95 V	20		ns/V
		V _{CC} = 2.3 V to 2.7 V	20		
		V _{CC} = 3 V to 3.6 V	10		
		V _{CC} = 4.5 V to 5.5 V	10		
T _A			−40	85	°C

NOTE 7: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74LVC1G3157

SINGLE-POLE, DOUBLE-THROW ANALOG SWITCH

SCES424E – JANUARY 2003 - REVISED JUNE 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS			V _{CC}	MIN	TYP†	MAX	UNIT
r _{on}	On-state switch resistance‡		See Figures 1 and 2	V _I = 0 V	I _O = 4 mA	1.65 V	11	20	Ω	
				V _I = 1.65 V	I _O = −4 mA		15	50		
				V _I = 0 V	I _O = 8 mA	2.3 V	8	12		
				V _I = 2.3 V	I _O = −8 mA		11	30		
				V _I = 0 V	I _O = 24 mA	3 V	7	9		
				V _I = 3 V	I _O = −24 mA		9	20		
				V _I = 0 V	I _O = 30 mA	4.5 V	6	7		
				V _I = 2.4 V	I _O = −30 mA		7	12		
				V _I = 4.5 V	I _O = −30 mA		7	15		
r _{range}	On-state switch resistance over signal range‡§		0 ≤ V _{Bn} ≤ V _{CC} (see Figures 1 and 2)		I _A = −4 mA	1.65 V	140	Ω		
					I _A = −8 mA	2.3 V	45			
					I _A = −24 mA	3 V	18			
					I _A = −30 mA	4.5 V	10			
Δr _{on}	Difference of on-state resistance between switches†¶#		See Figure 1	V _{Bn} = 1.15 V	I _A = −4 mA	1.65 V	0.5	Ω		
				V _{Bn} = 1.6V	I _A = −8 mA	2.3 V	0.1			
				V _{Bn} = 2.1 V	I _A = −24 mA	3 V	0.1			
				V _{Bn} = 3.15 V	I _A = −30 mA	4.5 V	0.1			
r _{on(flat)}	ON resistance flatness†¶		0 ≤ V _{Bn} ≤ V _{CC}		I _A = −4 mA	1.65 V	110	Ω		
					I _A = −8 mA	2.3 V	26			
					I _A = −24 mA	3 V	9			
					I _A = −30 mA	4.5 V	4			
I _{off} ☆	Off-state switch leakage current		0 ≤ V _I , V _O ≤ V _{CC} . (see Figure 3)			1.65 V to 5.5 V	±1	±1†	μA	
I _{S(on)}	On-state switch leakage current		V _I = V _{CC} or GND, V _O = Open (see Figure 4)			5.5 V	±1	±0.1†	μA	
I _{IN}	Control input current		0 ≤ V _{IN} ≤ V _{CC}			0 V to 5.5 V	±1	±1†	μA	
I _{CC}	Supply current		V _{IN} = V _{CC} or GND			5.5 V	1	10	μA	
ΔI _{CC}	Supply-current change		V _{IN} = V _{CC} − 0.6 V			5.5 V	500		μA	
C _{in}	Control input capacitance	S				5 V	2.7		pF	
C _{io(off)}	Switch input/output capacitance	Bn				5 V	5.2		pF	
C _{io(on)}	Switch input/output capacitance	Bn				5 V	17.3		pF	
		A					17.3			

† T_A = 25°C

‡ Measured by the voltage drop between I/O pins at the indicated current through the switch. ON resistance is determined by the lower of the voltages on the two (A or B) ports.

§ Specified by design

¶ Δr_{on} = r_{on(max)} – r_{on(min)} measured at identical V_{CC}, temperature, and voltage levels.

This parameter is characterized, but not tested in production.

|| Flatness is defined as the difference between the maximum and minimum values of ON resistance over the specified range of conditions.

* I_{off} is the same as I_{S(off)} (off-state switch leakage current).



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC1G3157

SINGLE-POLE, DOUBLE-THROW ANALOG SWITCH

SCES424E – JANUARY 2003 - REVISED JUNE 2005

analog switch characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC}	TYP	UNIT
Frequency response (switch on) [†]	A or Bn	Bn or A	$R_L = 50\ \Omega$, $f_{in} = \text{sine wave}$ (see Figure 6)	1.65 V	300	MHz
				2.3 V	300	
				3 V	300	
				4.5 V	300	
Crosstalk (between switches) [‡]	B1 or B2	B2 or B1	$R_L = 50\ \Omega$, $f_{in} = 10\ \text{MHz}$ (sine wave) (see Figure 7)	1.65 V	–54	dB
				2.3 V	–54	
				3 V	–54	
				4.5 V	–54	
Feed-through attenuation (switch off) [‡]	A or Bn	Bn or A	$C_L = 5\ \text{pF}$, $R_L = 50\ \Omega$, $f_{in} = 10\ \text{MHz}$ (sine wave) (see Figure 8)	1.65 V	–57	dB
				2.3 V	–57	
				3 V	–57	
				4.5 V	–57	
Charge injection [§]	S	A	$C_L = 0.1\ \text{nF}$, $R_L = 1\ \text{M}\Omega$, (see Figure 9)	3.3 V	3	pC
				5 V	7	
Total harmonic distortion	A or Bn	Bn or A	$V_I = 0.5\ \text{V p-p}$, $R_L = 600\ \Omega$, $f_{in} = 600\ \text{Hz to } 20\ \text{kHz}$ (sine wave) (see Figure 10)	1.65 V	0.1	%
				2.3 V	0.025	
				3 V	0.015	
				4.5 V	0.01	

[†] Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads –3 dB.

[‡] Adjust f_{in} voltage to obtain 0 dBm at input.

[§] Specified by design

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 5 and 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8\ \text{V}$ $\pm 0.15\ \text{V}$		$V_{CC} = 2.5\ \text{V}$ $\pm 0.2\ \text{V}$		$V_{CC} = 3.3\ \text{V}$ $\pm 0.3\ \text{V}$		$V_{CC} = 5\ \text{V}$ $\pm 0.5\ \text{V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd} [¶]	A or Bn	Bn or A		2		1.2		0.8		0.3	ns
t_{en} [#]	S	Bn	7	24	3.5	14	2.5	7.6	1.7	5.7	ns
t_{dis}			3	13	2	7.5	1.5	5.3	0.8	3.8	
t_{B-M} [*]			0.5		0.5		0.5		0.5		ns

[¶] t_{pd} is the slower of t_{PLH} or t_{PHL} . The propagation delay is calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

[#] t_{en} is the slower of t_{PZL} or t_{PZH} .

^{||} t_{dis} is the slower of t_{PLZ} or t_{PHZ} .

^{*} Specified by design



SN74LVC1G3157 SINGLE-POLE, DOUBLE-THROW ANALOG SWITCH

SCES424E – JANUARY 2003 - REVISED JUNE 2005

PARAMETER MEASUREMENT INFORMATION




Figure 1. On-State Resistance Test Circuit





Figure 2. Typical r_{on} as a Function of Input Voltage (V_I) for $V_I = 0$ to V_{CC}

PARAMETER MEASUREMENT INFORMATION



Condition 1: $V_I = \text{GND}$, $V_O = V_{CC}$
 Condition 2: $V_I = V_{CC}$, $V_O = \text{GND}$

Figure 3. Off-State Switch Leakage-Current Test Circuit





Figure 4. On-State Switch Leakage-Current Test Circuit

SN74LVC1G3157

SINGLE-POLE, DOUBLE-THROW ANALOG SWITCH

SCES424E – JANUARY 2003 - REVISED JUNE 2005


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND


V_{CC}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_{Δ}
	V_I	t_r/t_f					
$1.8\text{ V} \pm 0.15\text{ V}$	V_{CC}	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V
$2.5\text{ V} \pm 0.2\text{ V}$	V_{CC}	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V
$3.3\text{ V} \pm 0.3\text{ V}$	V_{CC}	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	V_{CC}	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\text{ }\Omega$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk (Between Switches)

SN74LVC1G3157 SINGLE-POLE, DOUBLE-THROW ANALOG SWITCH

SCES424E – JANUARY 2003 - REVISED JUNE 2005

PARAMETER MEASUREMENT INFORMATION




Figure 8. Feed Through




Figure 9. Charge-Injection Test

PARAMETER MEASUREMENT INFORMATION




Figure 10. Total Harmonic Distortion




Figure 11. Break-Before-Make Internal Timing

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVC1G3157DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1G3157DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1G3157DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1G3157DRLRG4	ACTIVE	SOP	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G3157DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G3157DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G3157DGVR	PREVIEW	SOT-23	DBV	6		TBD	Call TI	Call TI
SN74LVC1G3157DRLR	ACTIVE	SOP	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G3157DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G3157YEPR	NRND	WCSP	YEP	6	3000	TBD	SNPB	Level-1-260C-UNLIM
SN74LVC1G3157YZPR	ACTIVE	WCSP	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- \triangle Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DCK (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



4093553-4/F 07/2006

NOTES:

- A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Falls within JEDEC MO-203 variation AB.




4205622-3/B 07/2004

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. JEDEC package registration is pending.

DRY (R-PDSO-N6)

PLASTIC SMALL OUTLINE




Bottom View

4207181/A 07/2005

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Reference JEDEC MO-252.

YZP (R-XBGA-N6)


DIE-SIZE BALL GRID ARRAY



4204741-3/D 10/2006

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - D. This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



NOTES:

A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. NanoStar™ package configuration.
D. This package is tin-lead (SnPb). Refer to the 6 YZP package (drawing 4204741) for lead-free.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated