

SN74LVC162244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
SCAS546 - OCTOBER 1995

- Member of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26Ω Series Resistors, So No External Resistors Are Required
- Typical VOLP (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ C$
- Typical VOHV (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ C$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\bar{OE}) inputs. The outputs, which are designed to sink up to 12 mA, include 26Ω resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \bar{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC162244 is characterized for operation from $-40^\circ C$ to $85^\circ C$.

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\bar{OE}	A	Y
L	H	H
L	L	L
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75266

9-23

SN74LVC162244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCAS645 - OCTOBER 1995

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984
 and IEC Publication 617-12.

logic diagram (positive logic)



SN74LVC162244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
SCAS645 - OCTOBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	-50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T _{STG}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V	0.8	V
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V	-8	mA
		V _{CC} = 3 V	-12	
I _{OL}	Low-level output current	V _{CC} = 2.7 V	8	mA
		V _{CC} = 3 V	12	
Δt/ΔV	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655903 • DALLAS, TEXAS 75265

SN74LVC162244**16-BIT BUFFER/DRIVER****WITH 3-STATE OUTPUTS**

SCAS545 - OCTOBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	MIN	TYP [‡]	MAX	UNIT
V _{OH}	I _{OH} = -100 µA V _{IH} = 2 V	MIN to MAX	V _{CC} -0.2			V
	I _{OH} = -6 mA, V _{IH} = 2 V	3	2.4			
	I _{OH} = -8 mA, V _{IH} = 2 V	2.7	2			
	I _{OH} = -12 mA, V _{IH} = 2 V	3	2			
V _{OL}	I _{OL} = 100 µA V _{IL} = 0.8 V	MIN to MAX		0.2		V
	I _{OL} = 6 mA, V _{IL} = 0.8 V	3		0.55		
	I _{OL} = 8 mA, V _{IL} = 0.8 V	2.7		0.6		
	I _{OL} = 12 mA, V _{IL} = 0.8 V	3		0.8		
I _I	V _I = V _{CC} or GND	3.6		±5	µA	
I _{I(hold)}	V _I = 0.8 V	3	76			µA
	V _I = 2 V	3	-75			
	V _I = 0 to 3.6 V	3.6		±500		
I _{OZ}	V _O = V _{CC} or GND	3.6		±10	µA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6		20	µA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V		500	µA	
C _i	Control inputs V _I = V _{CC} or GND	3.3		2.5	pF	
C _o	A or B ports V _O = V _{CC} or GND	3.3		3.5	pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1.5	7	1.5	8	ns
t _{en}	OE	Y	1.5	9	1.5	10	ns
t _{dis}	OE	Y	1.5	7	1.5	8	ns


operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS		TYP	UNIT		
	C _{pd}	Power dissipation capacitance per buffer/driver				
	Outputs enabled		20			
	Outputs disabled	C _L = 50 pF, f = 10 MHz	2	pF		




POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_r \leq 2.5$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms