www.ti.com

## SN74GTL16616 17-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS

SCBS481H-JUNE 1994-REVISED APRIL 2005

#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- UBT<sup>™</sup> Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes
- OEC<sup>™</sup> Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- GTL Buffered CLKAB Signal (CLKOUT)
- Translates Between GTL/GTL+ Signal Levels and LVTTL Logic Levels
- Supports Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs
- Equivalent to '16601 Function
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)

#### (TOP VIEW) 56 CEAB OEAB L LEAB 12 55 CLKAB 54 🛮 B1 A1 **∐**3 53 GND GND II4 52 B2 A2 [ 5 51 B3 A3 🛮 6 V<sub>CC</sub> (3.3 V) **□**7 50 V<sub>CC</sub> (5 V) A4 🛮 8 49 🛮 B4 A5 🛮 9 48 II B5 47 **∏** B6 A6 🏻 10 GND 11 46 GND A7 🛚 45 B7 12 44 🛮 B8 A8 🛮 13 A9 🛮 14 43 II B9 A10 🛮 15 42 B10 41 B11 A11 116 A12 117 40 B12 GND 1 18 39 **[]** GND A13 119 38 I B13 A14 1 20 37 B14 36 B15 A15 🛮 21 V<sub>CC</sub> (3.3 V) 22 35 🛮 V<sub>REF</sub> 34**∏** B16 A16 23 A17 🛮 24 33 **∏** B17 GND 125 32 GND CLKIN 26 31 CLKOUT OEBA 127 30 T CLKBA 29 CEBA LEBA 28

DGG OR DL PACKAGE

#### **DESCRIPTION/ORDERING INFORMATION**

The SN74GTL16616 is a 17-bit UBT™ transceiver that provides LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. Combined D-type flip-flops and D-type latches allow for transparent, latched, clocked, and clocked-enabled modes of data transfer identical to the '16601 function. Additionally, this device provides for a copy of CLKAB at GTL/GTL+ signal levels (CLKOUT) and conversion of a GTL/GTL+ clock to LVTTL logic levels (CLKIN). This device provides an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

#### ORDERING INFORMATION

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74GTL16616DL	GTL16616	
-40°C to 85°C	330P - DL	Tape and reel	SN74GTL16616DLR	GTL16616	
	TSSOP - DGG	Tape and reel	SN74GTL16616DGGR	GTL16616	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT, OEC are trademarks of Texas Instruments.

SCBS481H-JUNE 1994-REVISED APRIL 2005



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The user has the flexibility of using this device at either GTL ( $V_{TT}=1.2~V$  and  $V_{REF}=0.8~V$ ) or the preferred higher noise margin GTL+ ( $V_{TT}=1.5~V$  and  $V_{REF}=1~V$ ) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant.  $V_{REF}$  is the reference input voltage for the B port.  $V_{CC}$  (5 V) supplies the internal and GTL circuitry, while  $V_{CC}$  (3.3 V) supplies the LVTTL output buffers.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CEAB and CEBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CEAB is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if CEAB also is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CEBA.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **FUNCTION TABLE**(1)


		INPUTS			OUTPUT	MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Х	Z	Isolation
L	L	L	Н	Χ	B <sub>0</sub> <sup>(2)</sup>	Latabad atarage of A data
L	L	L	L	X	B <sub>0</sub> <sup>(3)</sup>	Latched storage of A data
Х	L	Н	Х	L	L	Transparent
X	L	Н	Χ	Н	Н	Transparent
L	L	L	1	L	L	Clasked starons of A data
L	L	L	$\uparrow$	Н	Н	Clocked storage of A data
Н	L	L	Х	Х	B <sub>0</sub> <sup>(3)</sup>	Clock inhibit

- (1) A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, LEBA, CLKBA, and CEBA. The condition when OEAB and OEBA are both low at the same time is not recommended.
- (2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low
- (3) Output level before the indicated steady-state input conditions were established



SCBS481H-JUNE 1994-REVISED APRIL 2005

## **LOGIC DIAGRAM (POSITIVE LOGIC)**



SCBS481H-JUNE 1994-REVISED APRIL 2005



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Cumply voltage range	3.3 V	-0.5	4.6	V
V <sub>CC</sub>	Supply voltage range	5 V	-0.5	7	V
V	lanut valtaga ranga (2)	A-port and control inputs	-0.5	7	V
VI	Input voltage range (2)	B port and V <sub>REF</sub>	-0.5	-0.5 4.6	
V	Valters range applied to any output in the high or never off state (2)	A port	-0.5	7	V
Vo	Voltage range applied to any output in the high or power-off state (2)	B port	-0.5	4.6	V
	Current into any output in the law state	A port		128	A
I <sub>O</sub>	Current into any output in the low state	B port		80	mA
lo	Current into any A-port output in the high state <sup>(3)</sup>			64	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
0	Declare the world improduces (4)	DGG package		64	0C AA/
$\theta_{JA}$	Package thermal impedance (4)	DL package		56	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# Recommended Operating Conditions (1)(2)(3)(4)

			MIN	NOM	MAX	UNIT	
	Complement	3.3 V	3.15	3.3	3.45	V	
V <sub>CC</sub>	Supply voltage	5 V	4.75	5	5.25	V	
.,	Tamain ation walters	GTL	1.14	1.2	1.26	V	
V <sub>TT</sub>	Termination voltage	GTL+	1.35	1.5	1.65	V	
.,	Defenses wellens	GTL	0.74	0.8	0.87		
$V_{REF}$	Reference voltage	GTL+	0.87	1	1.1	V	
.,	lanut valta aa	B port			V <sub>TT</sub>	V	
VI	Input voltage	Except B port			5.5	V	
.,	Llieb lovel input voltage	B port	V <sub>REF</sub> + 50 mV			V	
V <sub>IH</sub>	High-level input voltage	Except B port	2			V	
	Laur laurel innut voltage	B port			V <sub>REF</sub> – 50 mV	V	
$V_{IL}$	Low-level input voltage	Except B port			8.0	V	
I <sub>IK</sub>	Input clamp current				-18	mA	
I <sub>OH</sub>	High-level output current	A port			-32	mA	
	Low level cutout current	A port			64	A	
I <sub>OL</sub>	Low-level output current	B port			40	mA	
T <sub>A</sub>	Operating free-air temperature	·	-40		85	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

The package thermal impedance is calculated in accordance with JESD 51-7.

Normal connection sequence is GND first,  $V_{CC}$  = 5 V second, and  $V_{CC}$  = 3.3 V, I/O, control inputs,  $V_{TT}$  and  $V_{REF}$  (any order) last.  $V_{TT}$  and  $R_{TT}$  can be adjusted to accommodate backplane impedances if the dc recommended  $I_{OL}$  ratings are not exceeded.

 $V_{REF}$  can be adjusted to optimize noise margins, but normally is two-thirds  $V_{TT}$ .



SCBS481H-JUNE 1994-REVISED APRIL 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER		TEST CONDITIONS		MIN			UNIT	
V <sub>IK</sub>		$V_{CC}$ (3.3 V) = 3.15 V,	$V_{CC}$ (5 V) = 4.75 V,	I <sub>I</sub> = -18 mA	-18 mA		-1.2	V	
. ,		$V_{CC}$ (3.3 V) = 3.15 V to $V_{CC}$ (5 V) = 4.75 V to 5		I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2			.,	
$V_{OH}$	A port	V <sub>CC</sub> (3.3 V) = 3.15 V,	\/ (5\/\ - 4.75\/	$I_{OH} = -8 \text{ mA}$	2.4			V	
		$v_{CC}(3.3 \text{ V}) = 3.13 \text{ V},$	V <sub>CC</sub> (5 V) = 4.75 V	$I_{OH} = -32 \text{ mA}$	2				
				$I_{OL}$ = 100 $\mu$ A			0.2		
	A port	\/ (2.2.\/) = 2.15.\/	V (5 \/\ <b>-</b> 4.75 \/	I <sub>OL</sub> = 16 mA			0.4		
$V_{OL}$	A port	$V_{CC}$ (3.3 V) = 3.15 V, $V_{CC}$ (5 V) = 4.75 V		$I_{OL}$ = 32 mA			0.5	V	
				$I_{OL} = 64 \text{ mA}$			0.55		
	B port	$V_{CC}$ (3.3 V) = 3.15 V,	$V_{CC}$ (5 V) = 4.75 V,	$I_{OL} = 40 \text{ mA}$			0.4		
	Control inputs	$V_{CC} = 0 \text{ or } 3.45 \text{ V},$	$V_{CC}$ (5 V) = 0 or 5.25 V,	$V_{I} = 5.5 \text{ V}$			10		
				V <sub>I</sub> = 5.5 V			20		
	A port	$V_{CC}$ (3.3 V) = 3.45 V,	$V_{CC}$ (5 V) = 5.25 V	$V_{I} = V_{CC} (3.3 \text{ V})$			1	^	
I <sub>I</sub>				V <sub>I</sub> = 0			-30	μΑ	
	Donat	V (0.0.V) 0.45.V	\\ (5\\\) 5.05\\	$V_{I} = V_{CC} (3.3 \text{ V})$			5		
	B port	$V_{CC} (3.3 \text{ V}) = 3.45 \text{ V}, \qquad V_{CC} (5 \text{ V}) = 5.25 \text{ V}$ $V_{CC} = 0, \qquad V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$ $V_{I} = 0.8 \text{ V}$ $V_{I} = 0.8 \text{ V}$ $V_{I} = 0.8 \text{ V}$	-5						
l <sub>off</sub>	T.	$V_{CC} = 0$ ,	$V_{1}$ or $V_{0} = 0$ to 4.5 V				100	μΑ	
				V <sub>I</sub> = 0.8 V	75				
I <sub>I(hold)</sub>	A port	$V_{CC}$ (3.3 V) = 3.15 V,	$V_{CC}$ (5 V) = 4.75 V	V <sub>I</sub> = 2 V	-75			μΑ	
, ,				$V_I = 0$ to $V_{CC} (3.3 \text{ V})^{(2)}$			±500		
	A port	$V_{CC}$ (3.3 V) = 3.45 V,	$V_{CC}$ (5 V) = 5.25 V,	V <sub>O</sub> = 3 V			1	^	
I <sub>OZH</sub>	B port	$V_{CC}$ (3.3 V) = 3.45 V,	$V_{CC}$ (5 V) = 5.25 V,	V <sub>O</sub> = 1.2 V			10	μΑ	
	A port	$V_{CC}$ (3.3 V) = 3.45 V,	$V_{CC}$ (5 V) = 5.25 V,	V <sub>O</sub> = 0.5 V			-1		
l <sub>OZL</sub>	B port	$V_{CC}$ (3.3 V) = 3.45 V,	$V_{CC}$ (5 V) = 5.25 V,	V <sub>O</sub> = 0.4 V			-10	μΑ	
		$V_{CC}$ (3.3 V) = 3.45 V,		Outputs high			1		
I <sub>CC</sub> (3.3 V)	A or B port	$V_{CC}$ (5.5 V) = 5.25 V, $I_{O}$ =	= 0,	Outputs low			5	mA	
(3.3 V)		$V_I = V_{CC}$ (3.3 V) or GNI	)	Outputs disabled			1		
		$V_{CC}$ (3.3 V) = 3.45 V,		Outputs high			120		
I <sub>CC</sub> (5 V)	A or B port	$V_{CC}$ (5 V) = 5.25 V, $I_{O}$ =		Outputs low			120	mA	
(3 V)		$V_I = V_{CC}$ (3.3 V) or GNE	)	Outputs disabled					
$\Delta I_{CC}^{(3)}$		$V_{CC}$ (3.3 V) = 3.45 V, V A-port or control inputs	$_{CC}$ (5 V) = 5.25 V, at $V_{CC}$ (3.3 V) or GND, One	e input at 2.7 V			1	mA	
Ci	Control inputs	V <sub>I</sub> = 3.15 V or 0				3.5		pF	
<u></u>	A port	V <sub>O</sub> = 3.15 V or 0				12		~ ٦	
$C_{io}$	B port	Per IEEE Std 1194.1					5	pF	

All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A$  = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.



SCBS481H-JUNE 1994-REVISED APRIL 2005

## **Timing Requirements**

over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}=1.2~V$  and  $V_{REF}=0.8~V$  for GTL (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT	
f <sub>clock</sub>	Clock frequency			95	MHz	
	Pulse duration	LEAB or LEBA high	3.3		20	
t <sub>w</sub>	Fuise duration	CLKAB or CLKBA high or low	5.5		ns	
		A before CLKAB↑	1.3			
		B before CLKBA↑	2.5			
t <sub>su</sub> Se	Catura time	A before LEAB↓	0		ne	
	Setup time	B before LEBA↓	1.1		ns	
		CEAB before CLKAB↑	2.2			
		CEBA before CLKBA↑	2.7			
		A after CLKAB↑	1.6			
		B after CLKBA↑	0.4			
	الماط فنجم	A after LEAB↓	4			
t <sub>h</sub>	Hold time	B after LEBA↓	3.5		ns	
		CEAB after CLKAB↑	1.1			
		CEBA after CLKBA↑	0.9			



SCBS481H-JUNE 1994-REVISED APRIL 2005

## **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.2 V and  $V_{REF}$  = 0.8 V for GTL (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
f <sub>max</sub>			95			MHz	
t <sub>PLH</sub>	A	В	1.7	3	4.4	ns	
t <sub>PHL</sub>	A	В	1.4	2.8	4.5	113	
t <sub>PLH</sub>	LEAB	В	2.3	3.8	5.4	ns	
t <sub>PHL</sub>	LEAD	Б	2.2	3.7	5.3	115	
t <sub>PLH</sub>	CLKAB	KAB B		4	5.7	no	
t <sub>PHL</sub>	CLNAD	Б	2.1	3.7	5.4	ns	
t <sub>PLH</sub>	CLKAB	CLKOUT	4.7	6.1	8.1	no	
t <sub>PHL</sub>	CLNAD	CLKOUT	5.7	7.9	11.3	ns	
t <sub>PHL</sub>	OEAB	B or CLKOUT	2.1	3.6	5.1	ns	
t <sub>PLH</sub>	OEAB	B OI CLROOT	2.1	3.8	5.6	115	
t <sub>r</sub>	Transition time, B o	Transition time, B outputs (0.5 V to 1 V)					
t <sub>f</sub>	Transition time, B o	utputs (1 V to 0.5 V)		0.7		ns	
t <sub>PLH</sub>	В	A	1.7	4	6.7	ns	
t <sub>PHL</sub>	ь	A	1.4	2.9	4.7	115	
t <sub>PLH</sub>	LEBA	A	2.4	3.8	5.8	no	
t <sub>PHL</sub>	LEBA	A	2	3	4.6	ns	
t <sub>PLH</sub>	CLKBA	A	2.6	4	6	ns	
t <sub>PHL</sub>	CLNDA	^	2.2	3.4	4.9	115	
t <sub>PLH</sub>	CLKOUT	CLKIN	7.4	10	14.4	nc	
t <sub>PHL</sub>	CLROUT	CLNIN	6.1	8.1	11.7	ns	
t <sub>en</sub>	ОЕВА	A or CLKIN	2.8	5.3	7.8	ns	
t <sub>dis</sub>	UEDA	A UI CLNIN	2.7	4.3	6.4		

<sup>(1)</sup> All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A$  = 25°C.



SCBS481H-JUNE 1994-REVISED APRIL 2005

## **Timing Requirements**

over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTL+ (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency			95	MHz
+	Pulse duration	LEAB or LEBA high	3.3		20
t <sub>w</sub>	Fuise duration	CLKAB or CLKBA high or low	5.5		ns
		A before CLKAB↑	1.3		
		B before CLKBA↑	2.3		
	Catura tima	A before LEAB↓	0		
t <sub>su</sub>	Setup time	B before LEBA↓	1.3		ns
		CEAB before CLKAB↑	2.2		
		CEBA before CLKBA↑	2.7		
		A after CLKAB↑	1.6		
		B after CLKBA↑	0.6		
	Hald time	A after LEAB↓	4		
t <sub>h</sub>	Hold time	B after LEBA↓	3.5		ns
		CEAB after CLKAB↑	1.1		
		CEBA after CLKBA↑	0.9		



SCBS481H-JUNE 1994-REVISED APRIL 2005

## **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTL+ (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	UNIT
f <sub>max</sub>			95			MHz
t <sub>PLH</sub>	А	В	1.7	3	4.4	ns
t <sub>PHL</sub>	A	В	1.4	2.9	4.6	115
t <sub>PLH</sub>	LEAB	В	2.3	3.8	5.4	ns
t <sub>PHL</sub>	LEAD	Б	2.2	3.7	5.4	115
t <sub>PLH</sub>	CLKAB	В	2.4	4	5.7	20
t <sub>PHL</sub>	CLRAB	Б	2.1	3.8	5.5	ns
t <sub>PLH</sub>	CLKAB	CLKOUT	4.7	6.1	8.1	20
t <sub>PHL</sub>	CLRAB	CLROOT	5.7	8	11.4	ns
t <sub>PLH</sub>	<u>ŌĒĀB</u>	B or CLKOUT	2.1	3.6	5.1	ns
t <sub>PHL</sub>	OEAB	B of CLKOUT	2.1	3.8	5.7	
t <sub>r</sub>	Transition time, B o		1.4		ns	
t <sub>f</sub>	Transition time, B o	utputs (1 V to 0.5 V)		1		ns
t <sub>PLH</sub>	В	А	1.6	3.9	6.6	ns
t <sub>PHL</sub>	Ь	A	1.3	2.8	4.5	
t <sub>PLH</sub>	LEBA	A	2.4	3.8	5.8	20
t <sub>PHL</sub>	LEBA	^	2	3	4.6	ns
t <sub>PLH</sub>	CLKBA	A	2.6	4	6	ns
t <sub>PHL</sub>	CLNBA	^	2.2	3.4	4.9	115
t <sub>PLH</sub>	CLKOUT	CLKIN	7.3	9.9	14.3	20
t <sub>PHL</sub>	CLROUT	CLKIN	6	8	11.5	ns
t <sub>en</sub>	ŌĒBĀ	A or CLKIN	2.8	5.3	7.8	20
t <sub>dis</sub>	UEDA	A OI CLNIN	2.7	4.3	6.4	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A$  = 25°C.

SCBS481H-JUNE 1994-REVISED APRIL 2005



# PARAMETER MEASUREMENT INFORMATION $V_{TT}$ = 1.2 V, $V_{REF}$ = 0.8 V FOR GTL AND $V_{TT}$ = 1.5 V, $V_{REF}$ = 1 V FOR GTL+



<sup>&</sup>lt;sup>†</sup> All control inputs are TTL levels.

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





20-Jul-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
74GTL16616DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74GTL16616DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74GTL16616DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74GTL16616DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74GTL16616DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






20-Jul-2011


# PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL16616DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74GTL16616DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL16616DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74GTL16616DLR	SSOP	DL	56	1000	367.0	367.0	55.0

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
	ti aaaa/adia	A

Pr

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

www.ti-rfid.com