

**SN74BCT29863A, SN74BCT29864A**  
**9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

D3162, NOVEMBER 1988—REVISED JULY 1989

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to Am29863A, Am29864A, 'ALS29863, and 'ALS29864
- Choice of True ('BCT29863A) or Inverting ('BCT29864A) Logic
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

DW OR NT PACKAGE

(TOP VIEW)

T-SZ-31

GBA1	1	24	VCC
A1	2	23	B1
A2	3	22	B2
A3	4	21	B3
A4	5	20	B4
A5	6	19	B5
A6	7	18	B6
A7	8	17	B7
A8	9	16	B8
A9	10	15	B9
GBA2	11	14	GAB2
GND	12	13	GAB1

**description**

These 9-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs ( $\overline{GAB}_1$ ,  $\overline{GAB}_2$ ,  $\overline{GAB}_1$ , and  $\overline{GAB}_2$ ).

The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

The SN74BCT29863A and SN74BCT29864A are characterized for operation from 0°C to 70°C.


FUNCTION TABLE

ENABLE INPUTS				OPERATION	
$\overline{GAB}_1$	$\overline{GAB}_2$	$\overline{GAB}_1$	$\overline{GAB}_2$	'BCT29863A	'BCT29864A
L	L	L	L	Latch A and B	Latch A and B
L	L	H	X	A to B	
L	L	X	H	A to $\overline{B}$	
H	X	L	L	B to A	
X	H	L	L	B to $\overline{A}$	
H	X	H	X	Isolation	
H	X	X	H	Isolation	
X	H	X	H	Isolation	
X	H	H	X	Isolation	


SN74BCT29863A

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

T-52-31


logic symbol<sup>t</sup>

logic diagram (positive logic)




<sup>t</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

T-52-31

logic symbol<sup>†</sup>

logic diagram (positive logic)



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN74BCT29863A, SN74BCT29864A**  
**9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

T-52-31

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> . . . . .	7 V
Input voltage (all inputs and I/O ports) . . . . .	5.5 V
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C

## recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>OH</sub>	High-level output current			-24	mA
I <sub>OL</sub>	Low-level output current			48	mA
T <sub>A</sub>	Operating free-air temperature	0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA				
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -15 mA	2.4			V
		I <sub>OH</sub> = -24 mA	2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA		0.35	0.5	V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1	mA
I <sub>IH</sub>	Control inputs A or B port <sup>‡</sup>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V		20		μA
				20		
I <sub>IL</sub>	Control inputs A or B port <sup>‡</sup>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V		-0.2		mA
				-0.2		
I <sub>O(off)</sub> <sup>§</sup>	V <sub>CC</sub> = 0,	V <sub>O</sub> = 2.7 V			0.1	mA
I <sub>OS</sub> <sup>¶</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-75		-250	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V	Outputs high		18	30	mA
		Outputs low		30	45	
		Outputs disabled		6.5	12	

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.<sup>‡</sup>For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.<sup>§</sup>I<sub>O(off)</sub> = Power-off bus leakage current<sup>¶</sup>Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

**SN74BCT29863A, SN74BCT29864A**  
**9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

T-52-31

**SN74BCT29863A switching characteristics (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V}$			UNIT
			CL = 50 pF, R1 = 500 $\Omega$ , R2 = 500 $\Omega$ , TA = 25°C	MIN	TYP	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	5	7	1	8		ns
$t_{PHL}$			1	5	7	1	8		
$t_{PZH}$	$\overline{G}_{AB}$ or $\overline{G}_{BA}$	A or B	2	7	10	2	11		ns
$t_{PZL}$			2	9	12	2	13		
$t_{PHZ}$	$\overline{G}_{AB}$ or $\overline{G}_{BA}$	A or B	2	6	9	2	10		ns
$t_{PLZ}$			2	6	9	2	10		

**SN74BCT29864A switching characteristics (see Figure 1)**



PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V}$			UNIT
			CL = 50 pF, R1 = 500 $\Omega$ , R2 = 500 $\Omega$ , TA = 25°C	MIN	TYP	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	5	8	1	9		ns
$t_{PHL}$			1	5	7	1	8		
$t_{PZH}$	$\overline{G}_{AB}$ or $\overline{G}_{BA}$	A or B	2	7	10	2	11		ns
$t_{PZL}$			2	9	12	2	13		
$t_{PHZ}$	$\overline{G}_{AB}$ or $\overline{G}_{BA}$	A or B	2	6	9	2	10		ns
$t_{PLZ}$			2	6	9	2	10		

**SN74BCT29863A, SN74BCT29864A**  
**9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

T-52-31

**PARAMETER MEASUREMENT INFORMATION****SWITCH POSITION TABLE**

TEST	S1
$t_{PLH}$	Open
$t_{PHL}$	Open
$t_{PZH}$	Open
$t_{PZL}$	Closed
$t_{PHZ}$	Open
$t_{PLZ}$	Closed

**LOAD CIRCUIT**NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**