SN74ALS992 9-BIT D-TYPE TRANSPARENT READ-BACK LATCH WITH 3-STATE OUTPUTS

SDAS028B – APRIL 1984 – REVISED JANUARY 1995

<ul> <li>3-State I/O-Type Read-Back Inputs</li> <li>Bus-Structured Pinout</li> </ul>	DW OR NT PACKAGE (TOP VIEW)			
True Logic Outputs		7 <sub>24</sub> ] V <sub>CC</sub>		
Designed With Nine Bits for Parity	1D [] 2	23 ] 1Q		
Applications	2D 🛛 3	22 2Q		
Package Options Include Plastic	3D 🛛 4	21 ] 3Q		
Small-Outline (DW) Packages and Standard	4D 🛛 5	20 🛛 4Q		
Plastic (NT) 300-mil DIPs	5D 🛛 6	19 🛛 5Q		
	6D 🛛 7	18 6Q		
description	7D 🛛 8	17 7Q		
This 9-bit latch is designed specifically for storing	8D 🛛 9	16 8Q		
the contents of the input data bus and providing	<u>9D</u> 10	15 <u>9Q</u>		
the capability of reading back the stored data onto	CLR 11	14 OEQ		
the input data bus. In addition, this device provides	GND [ 12	13 🛛 LE		
a 3-state buffer-type output and is easily				


The nine latches are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. The Q outputs are in the 3-state condition when the output-enable (OEQ) input is high.

Read back is provided through the output-enable (OERB) input. When OERB is taken low, the data present at the output of the data latches is allowed to pass back onto the input data bus. When OERB is taken high, the output of the data latches is isolated from the D inputs. OERB does not affect the internal operation of the latches; however, precautions should be taken not to create a bus conflict.

The SN74ALS992 is characterized for operation from 0°C to 70°C.

#### logic symbol<sup>†</sup>

implemented in parity applications.




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

## SN74ALS992 9-BIT D-TYPE TRANSPARENT READ-BACK LATCH WITH 3-STATE OUTPUTS


SDAS028B - APRIL 1984 - REVISED JANUARY 1995

### logic diagram (positive logic)



To Eight Other Channels

Input Data



 $\overrightarrow{OERB}$   $\overrightarrow{t_{gd}}$   $\overrightarrow{t_{pd}}$   $\overrightarrow{t_{pd}}$   $\overrightarrow{t_{pd}}$ 

 $\overline{\text{CLR}} = \text{H}, \overline{\text{OEQ}} = \text{L}$ 

<sup>†</sup> This setup time ensures that the read-back circuit will not create a conflict on the input data bus.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, VI (OERB, OEQ, CLR, and LE)	
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range	-65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# **SN74ALS992** 9-BIT D-TYPE TRANSPARENT READ-BACK LATCH WITH 3-STATE OUTPUTS SDAS028B – APRIL 1984 – REVISED JANUARY 1995

#### recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	V		
VIH	High-level input voltage		2			V	
VIL	Low-level input voltage				0.8	V	
ЮН	High level output ourrent	Q			-2.6	~^	
	High-level output current	D			-0.4	mA	
		Q			24	mA	
OL	Low-level output current	D			8		
	Pulse duration	LE high	10			-	
tw	Fuise duration	CLR low				ns	
t <sub>su</sub>	Cature time	Data before LE↓	10				
	Setup time	10			ns		
t <sub>h</sub>	Hold time, data after LE $\downarrow$		5			ns	
ТА	Operating free-air temperature				70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2	V
	All outputs	$V_{CC}$ = 4.5 V to 5.5 V,	I <sub>OH</sub> = - 0.4 mA	V <sub>CC</sub> -2	2		V
VOH	Q	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = - 2.6 mA	2.4	3.2		V
	D		I <sub>OL</sub> = 4 mA		0.25	0.4	
Va	D	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA		0.35	0.5	V
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4	V
	Q	VCC = 4.5 V	I <sub>OL</sub> = 24 mA		0.35	0.5	
IOZH	Q	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20	μΑ
IOZL	Q	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.4 V$			-20	μA
l.	D inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V		0		mA
I	All others	VCC = 5.5 V	V <sub>I</sub> = 7 V			0.1	ША
L	D inputs‡	V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 2.7 V			20	
ΙΗ	All others	vCC = 5.5 v,	V = 2.7 V			20 µA	
	D inputs <sup>‡</sup>					-0.1	
۱	All others	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.4 V$			-0.1	mA
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA
					30	50	
ICC	V <sub>CC</sub> = 5.5 V, OERB high		Outputs low		50	80	mA
		2 2 mgn	Outputs disabled		35	55	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup> For I/O ports ( $Q_A$  thru  $Q_H$ ), the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



# SN74ALS992 9-BIT D-TYPE TRANSPARENT READ-BACK LATCH WITH 3-STATE OUTPUTS SDAS028B – APRIL 1984 – REVISED JANUARY 1995

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $T_A = \text{MIN to}$	UNIT	
			MIN	MAX	
<sup>t</sup> PLH	D		3	14	ns
<sup>t</sup> PHL	d	Q	4	16	115
<sup>t</sup> PLH	LE		6	20	ns
<sup>t</sup> PHL	LL	Q	8	25	115
<b>4</b>		Q	6	20	
<sup>t</sup> PHL	CLR	D	8	26	ns
t <sub>en</sub> ‡	0500		4	21	
t <sub>dis</sub> §	OERB	D	2	14	ns
t <sub>en</sub> ‡	OEQ	0	4	18	
t <sub>dis</sub> §	UEQ	Q	1	14	ns


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $t_{en} = t_{PZH} \text{ or } t_{PZL}$  $t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$ 

### SN74ALS992 9-BIT D-TYPE TRANSPARENT READ-BACK LATCH WITH 3-STATE OUTPUTS

SDAS028B – APRIL 1984 – REVISED JANUARY 1995





- NOTES: A. CL includes probe and jig capacitance.
  - B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>f</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms





29-May-2015

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ALS992DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS992	Samples
SN74ALS992NT	LIFEBUY	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS992NT	
SN74ALS992NTE4	LIFEBUY	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS992NT	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

29-May-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NT (R-PDIP-T\*\*) 24 pins shown

PLASTIC DUAL-IN-LINE PACKAGE



All integrations are in minimeters. Dimensioning and toil
 B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated