- 3-State Q Outputs Drive Bus Lines Directly
- Counter Operation Independent of 3-State Output
- Fully Synchronous Clear, Count, and Load
- Asynchronous Clear Is Also Provided
- Fully Cascadable
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

The SN74ALS568A decade counter and 'ALS569A binary counters are programmable, count up or down, and offer both synchronous and asynchronous clearing. All synchronous functions are executed on the positive-going edge of the clock (CLK) input.

The clear function is initiated by applying a low level to either asynchronous clear (ACLR) or synchronous clear (SCLR). Asynchronous (direct) clearing overrides all other functions of the device, while synchronous clearing overrides only the other synchronous functions. Data is loaded from the A, B, C, and D inputs by holding load ( $\overline{LOAD}$ ) low during a positive-going clock transition. The counting function is enabled only when enable P (ENP) and enable T (ENT) are low and ACLR,  $\overline{\text{SCLR}}$ , and  $\overline{\text{LOAD}}$  are high. The up/down (U/ $\overline{\text{D}}$ ) input controls the direction of the count. These counters count up when U/D is high and count down when  $U/\overline{D}$  is low.


SN54ALS569A J PACKAGE								
SN74ALS568A, SN74ALS569A DW OR N PACKAGE								
(TOP VIEW)								

0.15 / A.L. 0.500 A

SDAS229A - APRIL 1982 - REVISED JANUARY 1995 

()										
U/D [ CLK [ A [ B [ C [ D [ ENP [ ACLR [ SCLR [	1 2 3 4 5 6 7 8 9	20 19 18 17 16 15 14 13 12	$\begin{array}{c} V_{CC} \\ \hline CC \hline \hline CC \\ \hline CC \\ \hline CC \hline \hline CC \\ \hline CC \hline \hline CC \\ \hline CC \hline \hline CC \hline \hline CC \\ \hline CC \hline $							
GND	9 10	12 11								

SN54ALS569A ... FK PACKAGE (TOP VIEW)



A high level at the output-enable (OE) input forces the Q outputs into the high-impedance state, and a low level enables those outputs. Counting is independent of OE. ENT is fed forward to enable the ripple-carry output (RCO) to produce a low-level pulse while the count is zero (all Q outputs low) when counting down or maximum (9 or 15) when counting up. The clocked carry output (CCO) produces a low-level pulse for a duration equal to that of the low level of the clock when  $\overline{\text{RCO}}$  is low and the counter is enabled (both  $\overline{\text{ENP}}$  and  $\overline{\text{ENT}}$  are low); otherwise, CCO is high. CCO does not have the glitches commonly associated with a ripple-carry output. Cascading is normally accomplished by connecting RCO or CCO of the first counter to ENT of the next counter. However, for very high-speed counting, RCO should be used for cascading since CCO does not become active until the clock returns to the low level.

The SN54ALS569A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS568A and SN74ALS569A are characterized for operation from 0°C to 70°C.


# SN54ALS569A, SN74ALS568A, SN74ALS569A SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS WITH 3-STATE OUTPUTS SDAS229A – APRIL 1982 – REVISED JANUARY 1995

FUNCTION TABLE										
		OPERATION								
OE	ACLR	SCLR	LOAD	ENT	ENP	U/D	CLK	OPERATION		
н	Х	Х	Х	Х	Х	Х	Х	Q outputs disabled		
L	L	Х	Х	Х	Х	Х	Х	Asynchronous clear		
L	Н	L	Х	Х	Х	Х	$\uparrow$	Synchronous clear		
L	Н	Н	L	Х	Х	Х	$\uparrow$	Load		
L	н	н	Н	L	L	Н	$\uparrow$	Count up		
L	н	н	Н	L	L	L	$\uparrow$	Count down		
L	Н	Н	Н	Н	Х	Х	Х	Inhibit count		
L	Н	Н	Н	Х	Н	Х	Х	Inhibit count		



SDAS229A - APRIL 1982 - REVISED JANUARY 1995

logic symbols<sup>†</sup>




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDAS229A - APRIL 1982 - REVISED JANUARY 1995

## logic diagrams (positive logic)





SDAS229A - APRIL 1982 - REVISED JANUARY 1995


ALS569A <u>OE</u> <u>17</u> U/D \_\_\_\_\_ CLK 2 ENT 12 18 CCO ENP 7 19 RCO SCLR 9 LOAD 11 A \_\_\_\_ > C1 1D 1<u>6</u> Q<sub>A</sub> R 1 в \_4 - C1 1D <u>15</u> Q<sub>B</sub> ſ R c <u>-</u>5 C1 1D <u>14</u> QC R D \_\_\_\_\_6 > C1 1D <u>13</u> Q<sub>D</sub> R 1

logic diagrams (positive logic) (continued)




SDAS229A - APRIL 1982 - REVISED JANUARY 1995

## typical load, count, and inhibit sequences





SDAS229A - APRIL 1982 - REVISED JANUARY 1995



typical load, count, and inhibit sequences (continued)



SDAS229A - APRIL 1982 - REVISED JANUARY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T <sub>A</sub> : SN54ALS569A	
SN74ALS568A, SN74ALS569A	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

				SN	SN54ALS569A		SN74ALS568A SN74ALS569A			UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
1		Q outputs				-1			-2.6	mA
юн	High-level output current	CCO and RCO				-0.4			-0.4	mA
lai	OL Low-level output current	Q outputs				12			24	mA
IOL		CCO and RCO				4			8	ША
fclock Clock frequency	SN74ALS568A					0		20	MHz	
fclock	Clock frequency	'ALS569A	0		22	0		30	MHZ	
	Pulse duration	ACLR or LOAD low		20			15			
		SN74ALS568A	CLK high				25			
tw			CLK low				25			ns
		'ALS569A	CLK high	20			16.5			
		ALCOUNA	CLK low	23			16.5			
		Data at A, B, C, D		25			20			
		ENP, ENT	High	35			30			
		ENP, ENT	Low	25			20			
		SCLR	Low	20			15			
t <sub>su</sub>	Setup time before CLK↑	JULK	High (inactive)	35			30			ns
		LOAD	Low	20			15			
		LUAD	High (inactive)	35			30			
		U/D		35			30			
		ACLR inactive		10			10			
th	Hold time after CLK↑ for a	ny input		0			0			ns
TA	Operating free-air tempera	ture		-55		125	0		70	°C



SDAS229A - APRIL 1982 - REVISED JANUARY 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS			SN54ALS569A			SN74ALS568A SN74ALS569A			
			MIN	TYP <sup>†</sup>	MAX	MIN	түр†	MAX				
VIK		V <sub>CC</sub> = 4.5 V,	lı = – 18 mA			-1.5			-1.5	V		
	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2				
VOH	Q outputs	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.4	3.3					V		
	Q Outputs	$v_{CC} = 4.5 v$	I <sub>OH</sub> = -2.6 mA				2.4	3.2				
	Q outputs		I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4			
VOL		Q outputs	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 24 mA					0.35	0.5	V	
	CCO and RCO	$\overline{O}$ and $\overline{RCO}$ V <sub>CC</sub> = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V		
			I <sub>OL</sub> = 8 mA					0.35	0.5			
IOZH		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μΑ		
IOZL		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.4 V$			-20			-20	μΑ		
Ц		V <sub>CC</sub> = 5.5 V,	VI = 7 V			0.1			0.1	mA		
IIН		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ		
۱ <sub>IL</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA		
	CCO and RCO		N/ 0.05.1/	-15		-70	-15		-70			
10‡	Q outputs	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA		
	•		Outputs high		16	26		16	26			
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		20	32		20	32	mA		
			Outputs disabled		20	32		20	32			

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS229A - APRIL 1982 - REVISED JANUARY 1995


#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (OUTPUT)	Ci R <sup>2</sup> R2	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = MIN to MAX <sup>†</sup>					
	(	(201101)	SN54AL	S569A	SN74AL SN74AL				
			MIN	MAX	MIN	MAX			
f	SN74A	LS568A			20		MHz		
f <sub>max</sub>	'ALS	569A	22		30				
<sup>t</sup> PLH	CLK	Any 0	4	21	4	13	ns		
<sup>t</sup> PHL	OLK	Any Q	7	19	7	16	115		
<sup>t</sup> PLH	CLK	RCO	12	37	12	28	ns		
<sup>t</sup> PHL	GER	RCU	10	28	10	19	115		
<sup>t</sup> PLH	CLK		5	17	5	13	ns		
<sup>t</sup> PHL	ULK		6	30	6	25	115		
<sup>t</sup> PLH	U/D	RCO	9	31	9	23	ns		
<sup>t</sup> PHL	0/D	RCO	9	33	9	19	115		
<sup>t</sup> PLH	ENT	RCO	6	21	6	15	ns		
<sup>t</sup> PHL	EINI	KCO	4	20	4	13	113		
<sup>t</sup> PLH	ENT		5	18	5	13	ns		
<sup>t</sup> PHL	EINI		9	32	9	23	113		
<sup>t</sup> PLH	ENP		4	18	4	12	ns		
<sup>t</sup> PHL	ENP		5	18	5	14	115		
<sup>t</sup> PHL	ACLR	Any Q	9	25	9	20	ns		
<sup>t</sup> PZH	OE	Am. 0	6	23	6	18	200		
<sup>t</sup> PZL	UE	Any Q	6	29	6	24	ns		
<sup>t</sup> PHZ	OE	Any Q	1	12	1	10	ns		
<sup>t</sup> PLZ			3	29	3	13	115		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS229A - APRIL 1982 - REVISED JANUARY 1995



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>f</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%. D
- E. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms





www.ti.com

7-Jun-2010

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
83025022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
8302502RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
8302502SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples
SN54ALS569AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
SN74ALS568AN	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	Samples Not Available
SN74ALS569ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ALS569ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ALS569ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ALS569AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	Purchase Samples
SN74ALS569ANE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	Purchase Samples
SNJ54ALS569AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
SNJ54ALS569AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
SNJ54ALS569AW	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

7-Jun-2010

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS569A, SN74ALS569A :

• Catalog: SN74ALS569A

• Military: SN54ALS569A

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS569ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Jul-2009



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS569ADWR	SOIC	DW	20	2000	346.0	346.0	41.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20



MLCC006B - OCTOBER 1996

## FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated