
- Member of the Texas Instruments Widebus™ Family
- Low-Power Advanced CMOS Technology
- Load and Unload Clocks Can Be Asynchronous or Coincident
- 1024 Words × 18 Bits
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags

- Fast Access Times of 30 ns With a 50-pF Load
- Fall-Through Time Is 20 ns Typical
- Data Rates up to 40 MHz
- High-Output Drive for Direct Bus Interface
- 3-State Outputs
- Package Options Include 68-Pin (FN) and 80-Pin Thin Quad Flat (PN) Packages



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

# SN74ACT7802 1024 $\times$ 18 STROBED FIRST-IN, FIRST-OUT MEMORY

SCAS187D - AUGUST 1990 - REVISED APRIL 1998



NC - No internal connection

### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7802 is a 1024-word by 18-bit FIFO for high-speed applications. It processes data in a bit-parallel format at rates up to 40 MHz and access times of 30 ns.

Data is written into the FIFO memory on a low-to-high transition on the load-clock (LDCK) input and is read out on a low-to-high transition on the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 1024 the number of words clocked out. When the memory is full, LDCK has no effect on the data in the memory; when the memory is empty, UNCK has no effect.

A low level on the reset (RESET) input resets the FIFO internal clock stack pointers and sets full (FULL) high, almost full/almost empty (AF/AE) high, half full (HF) low, and empty (EMPTY) low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The Q outputs are noninverting and are in the high-impedance state when the output-enable (OE) input is low.


When writing to the FIFO after a reset pulse or when the FIFO is empty, the first active transition on LDCK drives  $\overline{\text{EMPTY}}$  high and causes the first word written to the FIFO to appear on the Q outputs. An active transition on UNCK is not required to read the first word written to the FIFO. Each subsequent read from the FIFO requires an active transition on UNCK.

The SN74ACT7802 can be cascaded in the word-width direction but not in the word-depth direction.

The SN74ACT7802 is characterized for operation from 0°C to 70°C.



logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



# $\begin{array}{l} \text{SN74ACT7802} \\ \text{1024} \times \text{18 STROBED FIRST-IN, FIRST-OUT MEMORY} \end{array}$

SCAS187D - AUGUST 1990 - REVISED APRIL 1998

### functional block diagram



# **Terminal Functions**

TEI	TERMINAL		DESCRIPTION						
NAME	NO.†	I/O	DESCRIPTION						
AF/AE	33	0	Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 256 can be used for the almost-empty almost-full offset (X). AF/AE is high when memory contains X or fewer words or $(1024 - X)$ or more words. AF/AE is high after reset.						
DAF	27	I	Define almost-full flag. The high-to-low transition of DAF stores the binary value of data inputs as the AF/AE offset value (X). With DAF held low, a low pulse on RESET defines AF/AE using X.						
D0–D17	7–15, 17, 19–26	I	18-bit data input port						
EMPTY	66	0	Empty flag. EMPTY is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low.						
FULL	35	0	Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high.						
HF	36	0	Half-full flag. HF is high when the FIFO memory contains 512 or more words. HF is low after reset.						
LDCK	29	Ι	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.						
OE	2	Ι	Output enable. When OE is low, the data outputs are in the high-impedance state.						
Q0–Q17	38–39, 41–42, 44, 46–47, 49–50, 52–53, 55–56, 58–59, 61, 63–64	0	18-bit data-output port						
RESET	1	Ι	Reset. A low level on RESET resets the FIFO and drives AF/AE and FULL high and HF and EMPTY low.						
UNCK	5	I	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.						

<sup>†</sup> Terminal numbers listed are for the FN package.



### offset value values for AF/AE

The FIFO memory status is monitored by the FULL, EMPTY, HF, and AF/AE flags. The FULL output is low when the memory is full; the EMPTY output is low when the memory is empty. The HF output is high when the memory contains 512 or more words and low when it contains fewer than 512 words. The level of the AF/AE flag is determined by both the number of words in the FIFO and a user-definable offset X. AF/AE is high when the FIFO is almost full or almost empty, i.e., when it contains X or fewer words or (1024 – X) or more words. The AF/AE offset value is either user-defined or the default value of 256; it is programmed during each reset cycle as follows:

#### user-defined X:

Take DAF from high to low.

If RESET is not already low, take RESET low.


With DAF held low, take RESET high. This defines the AF/AE flag using X.

#### default X:

To redefine the AF/AE flag using the default value of X = 256, hold  $\overline{DAF}$  high during the reset cycle.









G

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub>	
Voltage range applied to a disabled 3-state output Package thermal impedance, $\theta_{IA}$ (see Note 1): FN package	–0.5 V to 5.5 V
PN package	
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions

		'ACT7802-25		'ACT7802-40		T7802-40 'ACT7802-60		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
ЮН	High-level output current		-8		-8		-8	mA
IOL	Low-level output current		16		16		16	mA
Т <sub>А</sub>	Operating free-air temperature	0	70	0	70	0	70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP‡	MAX	UNIT	
VOH	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -8 mA	2.4			V
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 16 mA			0.5	V
lı	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC} \text{ or } 0$			±5	μΑ
IOZ	V <sub>CC</sub> = 5.5 V,	VO = ACC  or  0			±5	μΑ
ICC§	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$				400	μΑ
∆ICC§	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1	mA
Ci	$V_{I} = 0,$	f = 1 MHz		4		pF
Co	V <sub>O</sub> = 0,	f = 1 MHz		8		pF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ ICC tested with outputs open



# SN74ACT7802 1024 $\times$ 18 STROBED FIRST-IN, FIRST-OUT MEMORY

SCAS187D - AUGUST 1990 - REVISED APRIL 1998

## timing requirements over recommended operating conditions (see Figures 1 and 2)

			'ACT78	302-25	'ACT78	802-40	'ACT78	02-60	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			40		25		16.7	MHz
		LDCK high or low	10		14		20		
	Pulse duration	UNCK high or low	10		14		20		-
tw	Fuise duration	DAF high	10		10		10		ns
		RESET low	20		25		25		
	Setup time	D0–D7 before LDCK↑	4		5		5		
		RESET inactive (high) before LDCK <sup>↑</sup>	5		5		5		
t <sub>su</sub>		Define AF/AE: D0–D8 before $\overline{\text{DAF}}\downarrow$	5		5		5		ns
		Define AF/AE: DAF↓ before RESET↑	7		7		7		
		Define AF/AE (default): DAF high before RESET↑	5		5		5		
		D0–D7 after LDCK↑	1		2		2		
L.		Define AF/AE: D0–D8 after $\overline{\text{DAF}}\downarrow$	0		0		0		-
t <sub>h</sub>	Hold time	Define AF/AE: DAF low after RESET↑	0		0		0		ns
		Define AF/AE (default): DAF high after RESET↑	0		0		0		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (see Figures 1 and 2)

PARAMETER	FROM	то	'A	CT7802-	25	'ACT78	302-40	'ACT7802-60		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
fmax	LDCK or UNCK		40			25		16.7		MHz	
• •	LDCK <sup>↑</sup>	Any O	8	20	30	8	35	8	45		
<sup>t</sup> pd	UNCK↑	Any Q	12		30	12	35	12	45	ns	
t <sub>pd</sub> ‡	UNCK↑	Any Q		21						ns	
tPLH	LDCK1	EMPTY	4		18	4	20	4	22	ns	
	UNCK↑		2		18	2	20	2	22	ns	
<sup>t</sup> PHL	RESET↓	EMPTY	2		18	2	20	2	22		
	LDCK1	FULL	4		18	4	20	4	22		
4	UNCK↑		4		17	4	19	4	21	ns	
<sup>t</sup> PLH	RESET↓	FULL	2		17	2	19	2	21		
<b>.</b> .	LDCK1	AF/AE	2		20	2	22	2	24		
<sup>t</sup> pd	UNCK↑	AF/AE	2		20	2	22	2	24	ns	
<b>4</b>	RESET↓	AF/AE	2		17	2	19	2	21		
<sup>t</sup> PLH	LDCK1	HF	2		18	2	20	2	22	ns	
4-1-1	UNCK↑	μr	2		18	2	20	2	22		
<sup>t</sup> PHL	RESET↓	HF	2		17	2	19	2	21	ns	
t <sub>en</sub>	OE	Any Q	2		12	2	14	2	16	ns	
<sup>t</sup> dis	OE	Any Q	2		14	2	16	2	18	ns	

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. <sup>‡</sup> This parameter is measured with  $C_L$  = 30 pF (see Figure 3).

# operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	TYP	UNIT	
Cpd	Power dissipation capacitance per channel	C <sub>L</sub> = 50 pF,	f = 5 MHz	65	pF







Figure 2. Load Circuit and Voltage Waveforms



# $\begin{array}{l} \text{SN74ACT7802} \\ \text{1024} \times \text{18 STROBED FIRST-IN, FIRST-OUT MEMORY} \end{array}$

SCAS187D - AUGUST 1990 - REVISED APRIL 1998




**TYPICAL CHARACTERISTICS** 



# SN74ACT7802 1024 $\times$ 18 STROBED FIRST-IN, FIRST-OUT MEMORY

SCAS187D - AUGUST 1990 - REVISED APRIL 1998



**APPLICATION INFORMATION** 

Figure 5. Word-Width Expansion: 1024  $\times$  36 Bit



### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
1M7802-60PNG4	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT7802-25FN	ACTIVE	PLCC	FN	68	18	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT7802-25PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT7802-40FN	ACTIVE	PLCC	FN	68	18	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT7802-40PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT7802-60FN	ACTIVE	PLCC	FN	68	18	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT7802-60PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MPLC004A - OCTOBER 1994

#### PLASTIC J-LEADED CHIP CARRIER

# FN (S-PQCC-J\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018




# **MECHANICAL DATA**

MTQF010A - JANUARY 1995 - REVISED DECEMBER 1996

#### PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated