SN10KHT5578 OCTAL TTL-TO-ECL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND OUTPUT ENABLE SDZS014A - APRIL 1990 - REVISED JANUARY 1999

- **10KH Compatible**
- **TTL Clock and ECL Control Inputs**
- **Noninverting Outputs**
- Flow-Through Architecture Optimizes PCB Layout
- Center Pin V_{CC}, V_{EE}, and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Package Options Include Plastic Small-Outline (DW) Package and Standard Plastic (NT) DIPs

description

This octal TTL-to-ECL translator is designed to provide efficient translation between a TTL signal environment and a 10KH ECL signal environment. This device is designed specifically to improve the performance and density of TTL-to-ECL CPU/bus-oriented functions such as memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

| DW OR NT PACKAGE (TOP VIEW) | | | | | | | | | |
|--------------------------------|----|-----------------|----|-----------------|--|--|--|--|--|
| | 1 | J ₂₄ | հ | 1D | | | | | |
| 2Q | 2 | 23 | E. | 2D | | | | | |
| 3Q[| 3 | 22 | Б | 3D | | | | | |
| 4Q[| 4 | 21 | Б | 4D | | | | | |
| GND | 5 | 20 | Б | OE(ECL) | | | | | |
| GND | 6 | 19 | Б | V _{CC} | | | | | |
| GND | 7 | 18 | Б | V _{EE} | | | | | |
| GND | 8 | 17 | Б. | CLK(TTL) | | | | | |
| 5Q[| 9 | 16 | 6 | 5D | | | | | |
| 6Q 🛛 | 10 | 15 | Б. | 6D | | | | | |
| 7Q | 11 | 14 | Б | 7D | | | | | |
| 8Q[| 12 | 13 | Б | 8D | | | | | |

The eight flip-flops of the '5578 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic levels that were set up at the D inputs.

The output-control input OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN10KHT5578 is characterized for operation from 0°C to 75°C.

| FUNCTION TABLE | | | | | | | | | |
|----------------|------------|---|----------------|--|--|--|--|--|--|
| | OUTPUT | | | | | | | | |
| OE | CLK | D | (ECL) Q | | | | | | |
| L | \uparrow | L | L | | | | | | |
| L | \uparrow | Н | Н | | | | | | |
| L | L | Х | Q ₀ | | | | | | |
| Н | Х | Х | L | | | | | | |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SN10KHT5578 OCTAL TTL-TO-ECL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND OUTPUT ENABLE


SDZS014A - APRIL 1990 - REVISED JANUARY 1999

logic symbol[†]

| CLK - | 17 | TTL/ECL > C1 | |
|-------|----|--------------|--------------|
| OE - | 20 | EN | |
| | | 느 ㅋ | |
| 1D - | 24 | 1D TTL/ECL | 1Q |
| 2D - | 23 | | 2Q |
| | 22 | l | 2 |
| 3D - | | | 3Q |
| 4D - | 21 | | 4Q |
| 5D - | 16 | | 9 5Q |
| | 15 | | 10 |
| 6D - | | | |
| 7D - | 14 | | <u> </u> |
| 8D - | 13 | | <u>12</u> 8Q |
| | | | , |

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN10KHT5578 OCTAL TTL-TO-ECL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND OUTPUT ENABLE

SDZS014A - APRIL 1990 - REVISED JANUARY 1999

absolute maximum ratings over operating ambient temperature range (unless otherwise noted)[†]

| | , |
|---|------------------------|
| Supply voltage range, V _{CC} | . -0.5 V to 7 V |
| Supply voltage range, VEE | \ldots –8 V to 0 V |
| Input voltage range (TTL) (see Note 1) | . -1.2 V to 7 V |
| Input voltage range (ECL) | V _{EE} to 0 V |
| Input current range (TTL) | -30 mA to 5 mA |
| Current out of any output | 50 mA |
| Package thermal impedance, θ _{JA} (see Note 2): DW package | 81°C/W |
| NT package | 67°C/W |
| Storage temperature range | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The TTL input voltage ratings may be exceeded provided the input current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

| | | | MIN | NOM | MAX | UNIT |
|-----|--|------|-------|------|-------|------|
| VCC | C TTL supply voltage | | | | 5.5 | V |
| VEE | ECL supply voltage | | -4.94 | -5.2 | -5.46 | V |
| VIH | TTL high-level input voltage | | 2 | | | V |
| | | 0°C | -1170 | | -840 | mV |
| VIH | ECL high-level input voltage [‡] | 25°C | -1130 | | -810 | mV |
| | | 75°C | -1070 | | -735 | mV |
| VIL | TTL low-level input voltage | | | | 0.8 | V |
| | | 0°C | -1950 | | -1480 | mV |
| VIL | ECL low-level input voltage [‡] | 25°C | -1950 | | -1480 | mV |
| | | 75°C | -1950 | | -1450 | mV |
| Iк | TTL input clamp current | | | | -18 | mA |
| ТА | Operating ambient temperature (see Note 3) | | 0 | | 75 | °C |

The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.
NOTE 3: Each 10KH-series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board, and transverse airflow greater than

500 linear ft/min is maintained.



SN10KHT5578 OCTAL TTL-TO-ECL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND OUTPUT ENABLE SDZS014A – APRIL 1990 – REVISED JANUARY 1999

electrical characteristics over recommended operating ambient temperature range (unless otherwise noted)

| | PARAMETER | | TEST CONDITIO | MIN 1 | гүрт | MAX | UNIT | | |
|------|------------------|----------------------------|----------------------------|---------------------------|------|-------|------|-------|----|
| VIK | CLK and D inputs | V _{CC} = 4.5 V, | V _{EE} = -4.94 V, | lj = -18 mA | | | | -1.2 | V |
| Ιį | CLK and D inputs | V _{CC} = 5.5 V, | V _{EE} = -5.46 V, | VI = 7 V | | | | 0.1 | mA |
| | CLK and D inputs | V _{CC} = 5.5 V, | V _{EE} = -5.46 V, | VI = 2.7 V | | | | 20 | |
| L | | V _{CC} = 5.5 V, | V _{EE} = -5.46 V, | $V_{ } = -840 \text{ mV}$ | 0°C | | | 350 | |
| ΙН | OE input | V _{CC} = 5.5 V, | $V_{EE} = -5.46$ V, | $V_{I} = -810 \text{ mV}$ | 25°C | | | 350 | μA |
| | | V _{CC} = 5.5 V, | $V_{EE} = -5.46 V_{,}$ | Vj = -735 mV | 75°C | | | 350 | |
| | CLK and D inputs | V _{CC} = 5.5 V, | $V_{EE} = -5.46 V,$ | V _I = 0.5 V | | | | -0.5 | mA |
| | | V _{CC} = 5.5 V, \ | | V _I = –1950 mV | 0°C | 0.5 | | | μΑ |
| | OE input | | $V_{EE} = -5.46 V,$ | | 25°C | 0.5 | | | |
| | | | | | 75°C | 0.5 | | | |
| | | | | 0°0 | 0°C | -1020 | | -840 | |
| VOH‡ | | $V_{CC} = 4.5 V,$ | $V_{EE}=-5.2~V\pm5\%,$ | See Note 4 | 25°C | -980 | | -810 | mV |
| | | | | | 75°C | -920 | | -735 | |
| | | | | | 0°C | -1950 | | -1630 | |
| Vol‡ | | $V_{CC} = 4.5 V,$ | $V_{EE}=-5.2~V\pm5\%,$ | See Note 4 | 25°C | -1950 | | -1630 | mV |
| | | | | | 75°C | -1950 | | -1600 | |
| Іссн | | V _{CC} = 5.5 V, | $V_{EE} = -5.46 V$ | | | | 17.5 | 25 | mA |
| ICCL | | V _{CC} = 5.5 V, | V _{EE} = -5.46 V | | | | 15 | 22 | mA |
| IEE | | V _{CC} = 5.5 V, | $V_{EE} = -5.46 V$ | | | - | -104 | -149 | mA |
| Ci | | V _{CC} = 5 V, | V _{EE} = -5.2 V, | f = 10 MHz | | | 4 | | рF |

[†] All typical values are at V_{CC} = 5 V, V_{EE} = -5.2 V, T_A = 25° C.

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only. NOTE 4: Outputs are terminated through a 50- Ω resistor to -2 V.

timing requirements over recommended operating conditions

| | | | | MIN | MAX | UNIT |
|---|--|---|------|-----|-----|------|
| fclock | Clock frequency | | | | 180 | MHz |
| | Dulas duration CLK | | | 4 | | |
| tw | Pulse duration, CLK | l | Low | 4 | | ns |
| t _{su} Setup time, data before C | Satur time, data bafara CLK [↑] | ł | High | 1.5 | | |
| | Setup time, data before CLKT | Γ | Low | 2.5 | | ns |
| ^t h | Hold time, data after CLK^\uparrow | | High | 1 | | ns |
| | | | Low | 1 | | 115 |

switching characteristics over recommended ranges of supply voltage and operating ambient temperature (see Figure 1)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | түр† | MAX | UNIT |
|------------------|-----------------|----------------|-----|------|-----|------|
| fmax | | | 180 | | | MHz |
| ^t PLH | CLK | Q | 0.8 | 2.2 | 4 | |
| ^t PHL | CER | Q | 0.8 | 2.1 | 3.8 | ns |
| ^t PLH | OE | 0 | 0.5 | 1.4 | 3.2 | |
| ^t PHL | 0E | Q | 0.5 | 1.7 | 3.3 | ns |
| t _r | | Y | | 1.5 | | ns |
| tf | | Y | | 1.5 | | ns |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $V_{EE} = -5.2 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SN10KHT5578 OCTAL TTL-TO-ECL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND OUTPUT ENABL F SDZS014A – APRIL 1990 – REVISED JANUARY 1999

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. For TTL inputs, input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r = 2.5 ns, t_f = 2.5 ns.
 - B. For ECL inputs, input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r = 1.5 \text{ ns}, t_f = 1.5 \text{ ns}.$
 - C. Waveform 1 is for an output with internal conditions such that the output is high except when disabled by OE.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





31-Aug-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins I | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|----------|--------------|---------|--------|---------|----------|------------------|---------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN10KHT5578DW | OBSOLETE | SOIC | DW | 24 | | TBD | Call TI | Call TI | 0 to 70 | 10KHT5578 | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ectivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated