Power MOSFET

20 V/-20 V, 4.7 A/-4.0 A, Complementary, 2x2 mm, WDFN Package

Features

- WDFN 2x2 mm Package with Exposed Drain Pads for Excellent Thermal Conduction
- Lowest R_{DS(on)} in 2x2 mm Package
- Footprint Same as SC-88 Package
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- ESD Protected
- This is a Pb-Free Device

Applications

- Optimized for Battery and Load Management Applications in Portable Equipment
- Load Switch
- Level Shift Circuits
- DC-DC Converters

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parar	Symbol	Value	Unit			
Drain-to-Source Volta	V_{DSS}	20	V			
Gate-to-Source Voltag	V_{GS}	±8.0	V			
N-Channel	Steady	$T_A = 25^{\circ}C$	I _D	3.8	Α	
Continuous Drain Current (Note 1)	State	T _A = 85°C		2.7		
Carroni (14010-1)	t ≤ 5 s	$T_A = 25^{\circ}C$		4.7		
P-Channel	Steady	$T_A = 25^{\circ}C$	I _D	-3.2	Α	
Continuous Drain Current (Note 1)	State	T _A = 85°C		-2.3		
ourion (Note 1)	t ≤ 5 s	T _A = 25°C		-4.0		
Power Dissipation (Note 1)	Steady State		P_{D}	1.5	W	
(Note 1)		$T_A = 25^{\circ}C$		2.3		
	t ≤ 5 s				_	
N-Channel Continuous Drain	Steady State	$T_A = 25^{\circ}C$	I _D	2.6	Α	
Current (Note 2)		$T_A = 85^{\circ}C$		1.9		
P-Channel Continuous Drain	Steady T _A = 25°C		I _D	-2.2	Α	
Current (Note 2)	State	T _A = 85°C		-1.6		
Power Dissipation (Note 2)	Steady State T _A = 25°C		P _D	0.71	W	
Pulsed Drain Current	N–Ch t _p = 10 μs		I _{DM}	18	Α	
	P-Ch			-16		
Operating Junction and	T _J , T _{STG}	–55 to 150	°C			
Lead Temperature for \$ (1/8" from case for 10 s	TL	260	°C			

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size of 30 mm², 2 oz Cu.



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	68 mΩ @ 4.5 V	4.7 A
N-Channel 20 V	86 mΩ @ 2.5 V	4.2 A
	120 mΩ @ 1.8 V	3.5 A
D. Obsessed	100 mΩ @ –4.5 V	-4.0 A
P-Channel -20 V	144 mΩ @ –2.5 V	-3.3 A
	200 mΩ @ –1.8 V	-2.8 A

D2

MARKING DIAGRAM


WDFN6 CASE 506AN 1 JNM 6 5 4

JN = Specific Device Code M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



(Top View)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTLJD3183CZTAG	WDFN6 (Pb-Free)	3000/Tape & Reel
NTLJD3183CZTBG	WDFN6 (Pb-Free)	3000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit	
SINGLE OPERATION (SELF-HEATED)				
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	83		
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{ hetaJA}$	177	°C/W	
Junction-to-Ambient – $t \le 5 s$ (Note 3)	R _{θJA} 54			
DUAL OPERATION (EQUALLY HEATED)				
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	58		
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{ hetaJA}$	133	°C/W	
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{ heta JA}$	40		

ELECTRICAL CHARACTERISTICS (T_{.1} = 25°C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS		•			•	•	•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	N		I _D = 250 μA	20			V
		Р	$V_{GS} = 0 V$	I _D = -250 μA	-20			1
Drain-to-Source Breakdown Voltage	V _{(BR)DSS} /T _J	N	D-11- 0500	$I_D = 250 \mu A$		15		mV/°C
Temperature Coefficient		Р	Ref to 25°C	I _D = -250 μA		13		
Zero Gate Voltage Drain Current	I _{DSS}	N	V _{GS} = 0 V, V _{DS} = 16 V	T 4700			1.0	μΑ
		Р	V _{GS} = 0 V, V _{DS} = -16 V	T _J = 25°C			-1.0	
		N	V _{GS} = 0 V, V _{DS} = 16 V	T 0500			10	
		Р	$V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$	T _J = 85°C			-10	
Gate-to-Source Leakage Current	I _{GSS}	N	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8.0 \text{ V}$				±10	μΑ
		P V _{DS} = 0 v, v _{GS} = ±8.0		= ±8.0 V			±10	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V _{GS(TH)}	N	V V	I _D = 250 μA	0.4		1.0	V
		Р	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.4		-1.0	
Gate Threshold Temperature	V _{GS(TH)} /T _J	N Pofts 05°C	I _D = 250 μA		-3.0		mV/°C	
Coefficient		Р	Ref to 25°C	I _D = -250 μA		2.0		
Drain-to-Source On Resistance	R _{DS(on)}	N	$V_{GS} = 4.5 \text{ V}, I_D = 2.0 \text{ A}$			34	68	mΩ
		P V _{GS} = -4.5 V , I _D =		= -2.0 A		68	100	
		N	$V_{GS} = 2.5 \text{ V}$, $I_D =$	= 2.0 A		42	86	
		P $V_{GS} = -2.5 \text{ V}, I_D =$: -2.0 A		90	144	
	[N	V _{GS} = 1.8 V , I _D = 1.7 A			53	120	
		Р	$V_{GS} = -1.8 \text{ V}, I_D =$: −1.7 A		125	200	
Forward Transconductance	9FS	N	V _{DS} = 5.0 V, I _D =	: 2.0 A		7.0		S
		Р	V _{DS} = -5.0 V , I _D =	= -2.0 A		6.5		

Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
CHARGES, CAPACITANCES AND	GATE RESISTA	NCE						
Input Capacitance	C _{ISS}	N		V _{DS} = 10 V		355		pF
		Р		V _{DS} = -10 V		450		
Output Capacitance	C _{OSS}	N	V _{DS} = 10 V		70			
		Р	f = 1.0 MHz, V _{GS} = 0 V	V _{DS} = -10 V		90		
Reverse Transfer Capacitance	C _{RSS}	N		V _{DS} = 10 V		50		
		Р		V _{DS} = -10 V		62		
Total Gate Charge	Q _{G(TOT)}	N	V _{GS} = 4.5 V, V _{DS} = 10	V, I _D = 3.8 A		4.6	7.0	nC
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10$	V, I _D = -3.8 A		5.2	7.8	
Threshold Gate Charge	Q _{G(TH)}	N	V _{GS} = 4.5 V, V _{DS} = 10	V, I _D = 3.8 A		0.3		
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10$	V, I _D = -3.8 A		0.3		
Gate-to-Source Charge	Q_{GS}	N	V _{GS} = 4.5 V, V _{DS} = 10	V, I _D = 3.8 A		0.6		
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10$	$V_1 I_D = -3.8 A$		0.84		
Gate-to-Drain Charge	Q_{GD}	N	V _{GS} = 4.5 V, V _{DS} = 10	V, I _D = 3.8 A		1.15		
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_D = -3.8 \text{ A}$			1.5		
SWITCHING CHARACTERISTICS	(Note 6)				-			
Turn-On Delay Time	t _{d(ON)}		V_{GS} = 4.5 V, V_{DD} = 5 V, I_{D} = 2.0 A, R_{G} = 2.0 Ω			6.2		ns
Rise Time	t _r	N				5.5		
Turn-Off Delay Time	t _{d(OFF)}					15		
Fall Time	t _f					14		
Turn-On Delay Time	t _{d(ON)}		$V_{GS} = -4.5 \text{ V}, V_{DD} = -5 \text{ V},$ $I_{D} = -2.0 \text{ A}, R_{G} = 2.0 \Omega$			6.6		
Rise Time	t _r					9.0		
Turn-Off Delay Time	t _{d(OFF)}	P				14		
Fall Time	t _f					12.5		
DRAIN-SOURCE DIODE CHARAC	TERISTICS				-			
Forward Diode Voltage	V _{SD} N		I _S = 1.0 A		0.65	1.0	V	
		Р	$V_{GS} = 0 \text{ V}, T_J = 25 ^{\circ}\text{C}$	I _S = -1.0 A		-0.73	-1.0	
		N	V 0V T 105 00	I _S = 1.0 A		0.55		
		Р	V _{GS} = 0 V, T _J = 125 °C	I _S = -1.0 A		-0.62		
Reverse Recovery Time	t _{RR}	N		I _S = 1.0 A		21		ns
		Р		I _S = -1.0 A		23		
Charge Time	t _a	. N		I _S = 1.0 A		10.5		
		Р	V _{GS} = 0 V,	I _S = -1.0 A		13		
Discharge Time	t _b	N	$V_{GS} = 0 \text{ V},$ $dI_S / dt = 100 \text{ A/}\mu\text{s}$	I _S = 1.0 A		10.5		
		Р		I _S = -1.0 A		10		
Reverse Recovery Charge	Q _{RR}	N		I _S = 1.0 A		7.0		nC
		Р		I _S = -1.0 A		10		

^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

N–CHANNEL TYPICAL PERFORMANCE CURVES ($T_J = 25^{\circ}C$ unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage

N-CHANNEL TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS) QT 3 V_{GS} 2 Q_{GS} Q_{GD} $I_D = 3.8 A$ $T_J = 25^{\circ}C$ 0 0 2 3 Q_G, TOTAL GATE CHARGE (nC)

GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source **Voltage versus Total Charge**






Figure 9. Resistive Switching Time **Variation versus Gate Resistance**

Figure 10. Diode Forward Voltage versus Current





Figure 11. Maximum Rated Forward Biased Safe Operating Area

$\textbf{P-CHANNEL TYPICAL PERFORMANCE CURVES} \ \, (\textbf{T}_{J} = 25^{\circ} \textbf{C} \ \, \text{unless otherwise noted})$

 $V_{DS} \ge 5 V$


6



-ID, DRAIN CURRENT (AMPS) $T_J = 25^{\circ}C$ $T_J = -55^{\circ}C$ 0.5

Figure 12. On-Region Characteristics

-V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS) Figure 13. Transfer Characteristics







Figure 14. On-Resistance versus Drain Current

Figure 15. On-Resistance versus Drain **Current and Gate Voltage**






Figure 16. On-Resistance Variation with **Temperature**

Figure 17. Drain-to-Source Leakage Current versus Voltage

P-CHANNEL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 18. Capacitance Variation




Figure 19. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 20. Resistive Switching Time Variation versus Gate Resistance




Figure 21. Diode Forward Voltage versus Current




Figure 22. Maximum Rated Forward Biased Safe Operating Area

$\textbf{TYPICAL PERFORMANCE CURVES} \ \, (T_J = 25^{\circ}\text{C unless otherwise noted})$





Figure 23. Thermal Response

PACKAGE DIMENSIONS

WDFN6 2x2, 0.65P CASE 506AN



⊕ | 0.10 | C | A | B

0.10 С Α В

0.05 С NOTE 3

Ф

SIDE VIEW

BOTTOM VIEW

D₂

е

DETAIL


SEATING PLANE C

⊕ | 0.10 | C | A |

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED
 TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
 COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS

TIB TO TIELETTO THE TETRI						
	MILLIMETERS					
DIM	MIN MAX					
Α	0.70	0.80				
A1	0.00	0.05				
A3	0.20 REF					
b	0.25	0.35				
D	2.00 BSC					
D2	0.57	0.77				
E	2.00 BSC					
E2	0.90	1.10				
е	0.65 BSC					
F	0.95 BSC					
K	0.25 REF					
L	0.20	0.30				
L1	0.10					

SOLDERMASK DEFINED MOUNTING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative