

May 2000 Revised December 2005

NC7WB3306 2-Bit Low Power Bus Switch

General Description

The NC7WB3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low On Resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 2-bit switch with independent bus enable $(\overline{\text{OE}})$ controls. When $\overline{\text{OE}}$ is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports. Control inputs tolerate voltages up to 5.5V independent of V_{CC} .

Features

- Space saving US8 surface mount package
- MicroPak™ Pb-Free leadless package
- Typical 3Ω switch resistance at 5.0V V_{CC}
- Minimal propagation delay through the switch
- Power down high impedance input/output
- Zero bounce in flow through mode.
- TTL compatible active LOW control inputs
- Control inputs are overvoltage tolerant


Ordering Code:

	rder mber	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7WE	33306K8X	MAB08A	WB06	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7WE	33306L8X	MAC08A	U3	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.

MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

Logic Symbol



Pin Descriptions


Pin Name	Description
Α	Bus A
В	Bus B
ŌĒ	Bus Enable Input

Function Table

Bus Enable Input OE	Function
L	B Connected to A
Н	Disconnected


H = HIGH Logic Level L = LOW Logic Level

Connection Diagrams



(Top View)


Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



(Top Through View)

Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \text{Supply Voltage (V$_{CC}$)} & -0.5$V to +7.0$V \\ \text{DC Switch Voltage (VS)} & -0.5$V to +7.0$V \\ \text{DC Output Voltage (V}_{IN}) \text{ (Note 2)} & -0.5$V to +7.0$V \\ \text{DC Input Diode Current} & -0.5$V to +7.0$V \\ \end{array}$

Junction Lead Temperature under Bias (T_J)

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time (t_r, t_f)

 $\begin{array}{ccc} \text{Control Input} & 0 \text{ ns/V to 5 ns/V} \\ \text{Switch I/O} & 0 \text{ ns/V to DC} \\ \text{Thermal Resistance } (\theta_{\text{JA}}) & 250^{\circ}\text{C/W} \\ \end{array}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused logic inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	T	=-40°C to +85	°C	Units	Conditions
Cymbol	T di diffetei	(V)	Min	Тур	Max	Oillis	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.0 to 5.5	2.0			V	
V_{IL}	LOW Level Input Voltage	4.0 to 5.5			0.8	V	
V _{OH}	HIGH Level Output Voltage	4.5 to 5.5		see Figure 3		V	$V_{IN} = V_{CC}$
I _{IN}	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
I _{OFF}	Switch OFF Leakage Current	5.5			±1.0	μΑ	0 ≤ A, B, ≤ V _{CC}
R _{ON}	Switch On Resistance	4.5		3.0	7.0		V _{IN} = 0V, I _{IN} = 64 mA
	(Note 4)	4.5		3.0	7.0	Ω	V _{IN} = 0V, I _{IN} = 30 mA
		4.5		6.0	15.0	22	V _{IN} = 2.4V, I _{IN} = 15 mA
		4.0		10.0	20.0		V _{IN} = 2.4V, I _{IN} = 15 mA
Icc	Quiescent Supply Current	5.5			3.0	μΑ	$V_{IN} = V_{CC}$ or GND,
							I _{OUT} = 0
ΔI_{CC}	Increase in I _{CC} per Input	5.5		1.0	2.5	mA	$V_{IN} = 3.4V, I_{O} = 0,$
	(Note 5)						Control Input Only

+150°C

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Per TTL driven input ($V_{IN} = 3.4V$, control input only). A and B pins do not contribute to $I_{CC.}$

AC Electrical Characteristics


Symbol	Parameter	v _{cc}	$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} \qquad \qquad C_{L} = 50 \text{ pF, RU} = \text{RD} = 500\Omega$			Units	Conditions	Figure
		(V)	Min	Тур	Max	Ī		Number
t _{PHL} ,	Propagation Delay Bus-to-Bus	4.0 to 5.5			0.25	ns	V _I = OPEN	Figures
t _{PLH}	(Note 6)							1, 2
t _{PZL} ,	Output Enable Time	4.5 to 5.5	0.8	2.5	4.2	ns	V _I = 7V for t _{PZL}	Figures
t _{PZH}		4.0	0.8	3.0	4.6	115	$V_I = 0V$ for t_{PZH}	1, 2
t_{PLZ} ,	Output Disable Time	4.5 to 5.5	0.8	3.1	4.8	20	V _I = 7V for t _{PLZ}	Figures
t_{PHZ}		4.0	0.8	2.9	4.4	ns	$V_I = 0V$ for t_{PHZ}	1Figure 2

Note 6: This parameter is guaranteed. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). The specified limit is calculated on this basis.

Capacitance

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	2.5		pF	V _{CC} = 0V
C _{I/O} (OFF)	Port OFF Capacitance	6.0		pF	$V_{CC} = 5.0V = \overline{OE}$
C _{I/O} (ON)	Switch ON Capacitance	12.0		pF	$V_{CC} = 5.0V, \overline{OE} = 0V$

AC Loading and Waveforms



Input driven by 50Ω source terminated in $50\Omega.$

 \mathbf{C}_{L} includes load and stray capacitance.

Input PRR = 1.0 MHz $t_{\rm w}$ = 500 ns.

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms

DC Characteristics









FIGURE 3. Typical High Level Output Voltage vs. Supply Voltage

Tape and Reel Specification

TAPE FORMAT for US8

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
K8X	Carrier	250	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


TAPE DIMENSIONS inches (millimeters)




TAPE FORMAT for MicroPak

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
L8X	Carrier	250	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

TAPE DIMENSIONS inches (millimeters)





REEL DIMENSIONS inches (millimeters)




Tape Size	Α	В	С	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION







NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-187
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994

4/PIN 1 FLAG, END OF PACKAGE OFFSET.

MAC08AREVC

Pb-Free 8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use

provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of terms

Datasheet Identification Product Status		Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.