3.3 V SiGe 8-Bit Dual Modulus Programmable Divider/Prescaler with CML Outputs

Description

The NB7N017M is a high speed 8-bit dual modulus programmable divider/prescaler with 16 mA CML outputs capable of switching at input frequencies greater than 3.5 GHz. The CML output structure contains internal 50 Ω source termination resistor to V_{CC} . The device generates 400 mV output amplitude with 50 Ω receiver resistor to V_{CC} . This I/O structure enables easy implementation of the NB7N017M in 50 Ω systems.

The differential inputs contain 50 Ω termination resistors to VT pads and all differential inputs accept RSECL, ECL, LVDS, LVCMOS, LVTTL, and CML.

Internally, the NB7N017M uses a > 3.5 GHz 8-bit programmable down counter. A select pin, SEL, is used to select between two words, Pa[0:7] and Pb[0:7], that are stored in REGa and REGb respectively. Two parallel load pins, PLa and PLb, are used to load the level triggered programming registers, REGa and REGb, respectively. A differential clock enable, CE, pin is available.

The NB7N017M offers a differential output, TC. Terminal count output, TC, goes high for one clock cycle when the counter has reached the all zeros state. To reduce output phase noise, TC is retimed with the rising edge triggered latches.

Features

- Maximum Input Clock Frequency > 3.5 GHz Typical
- Differential CLK Clock Input
- Differential CE Clock Enable Input
- Differential SEL Word Select Input
- 50 Ω Internal Input and Output Termination Resistors
- Differential TC Terminal Count Output
- All Outputs 16 mA CML with 50 Ω Internal Source Termination to V_{CC}
- All Single-Ended Control Pins CMOS and PECL/NECL Compatible
- Counter Programmed Using One of Two Single-Ended Words, Pa[0:7] and Pb[0:7], Stored in REGa and REGb
- REGa and REGb Implemented with Level Triggered Latch
- Compatible with Existing 3.3 V LVEP, EP, and SG Devices
- Ability to Program the Divider without Disturbing Current Settings
- Positive CML Output Operating Range:
 - $V_{CC} = 3.0 \text{ V}$ to 3.465 V with $V_{EE} = 0 \text{ V}$
- Negative CML Output Operating Range:
 - $V_{CC} = 0$ V with $V_{EE} = -3.0$ V to -3.465 V
- V_{BB} Reference Voltage Output
- CML Output Level: 400 mV Peak-Peak Output with 50 Ω Receiver Resistor to V_{CC}
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com



MN SUFFIX CASE 485M-01



*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

Device	Package	Shipping [†]
NB7N017MMNG	QFN-52 (Pb-Free)	260 Tray JEDEC
NB7N017MMNR2G	QFN-52 (Pb-Free)	2000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.



Table 1. PIN DESCRIPTION

Pin Name	I/O	Default State	Single/Differential (Notes 1 and 2)	Description
CLK	ECL, CML, LVCMOS, LVDS, LVTTL Input	-	Differential	Clock
CE	ECL, CML, LVCMOS, LVDS, LVTTL Input	-	Differential	Clock Enable
MR	CMOS, ECL Input	Low	Single	Asynchronous Master Reset: Counter set to 0000 0000 to reload at next CLK pulse, REGa and REGb = 1111 1111 and $TC = 1$.
SEL	ECL, CML, LVCMOS, LVDS, LVTTL Input	-	Differential	Divide Select
PLa, PLb	CMOS, ECL Input	Low	Single	Parallel Load Counter Latch from Pa[0:7], Pb[0:7] (Level Triggered)
TC	CML Output	-	Differential	Terminal Count, 16 mA CML output with 50 Ω Source Termination to V_{CC} (Note 5)
Pa[0:7], Pb[0:7]	CMOS, ECL Input	High	Single	Counter Program Pins. CMOS and PECL/NECL compatible Pa7 = MSB, Pb7 = MSB
V _{CC}	Power	-	-	Positive Supply
V _{EE}	Power	-	-	Negative Supply
VTCLK, <u>VTCLK,</u> VTSEL, <u>VTSEL</u> VTCE, <u>VTCE</u>	Termination	-	Differential	50 Ω Internal Input Termination Resistor (Note 6)
V _{BB}	Output	-	-	CMOS/ECL Reference Voltage Output
NC	N/A	-	-	No Connect (Note 4)
EP	-	-	-	Exposed Pad (Note 3)

All high speed inputs and outputs are differential to improve performance.
All single-ended inputs are CMOS and NECL/ECL compatible.
All V_{CC} and V_{EE} pins must be externally connected to external power supply voltage to guarantee proper device operation. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a heat-sinking conduit. Exposed pad is bonded to the lowest voltage potential, V_{EE}.
The NC pins are electrically connected to the die and must be left open.
CML outputs require 50 Ω receiver termination resistor to V_{CC} for proper operation.
In the differential configuration when the input termination pins are connected to the common termination voltage, and if no signal is applied then the device will be suscentible to self-oscillation.

then the device will be susceptible to self-oscillation.

Table 2. CE Truth Table

CE	Clock Status
LOW	Clock Disabled
HIGH	Clock Enabled

Table 3. SEL Truth Table

SEL	Active Register
LOW	REGa
HIGH	REGb

Table 4. Register Programming Values for Various Divide Ratios

Pa7/Pb7	Pa6/Pb6	Pa5/Pb5	Pa4/Pb4	Pa3/Pb3	Pa2/Pb2	Pa1/Pb1	Pa0/Pb0	Divide By
0	0	0	0	0	0	0	0	undefined
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	3
0	0	0	0	0	0	1	1	4
-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-
1	1	1	1	1	1	0	1	254
1	1	1	1	1	1	1	0	255
1	1	1	1	1	1	1	1	256

Table 5. Function Table

MR	Pla	PLb	SEL	CE	CLK	Function
Н	Х	Х	х	Х	х	Master Reset (Counter programmed to 0000 0000, REGa and REGb programmed to 1111 1111 and TC to 1)
L	н	L	х	Х	х	REGa is transparent to Pa[0:7]
L	L	Н	Х	Х	Х	REGb is transparent Pb[0:7]
L	L	L	L	Н	Z	Count; At TC pulse, load counter from REGa
L	L	L	н	Н	Z	Count; At TC pulse, load counter from REGb
L	Х	х	х	L	х	Hold

X - Don't Care

H – HIGH

L – LOW

Z – Rising Edge







Figure 3. Output Structure



Figure 4. Block Diagram

Table 6. Interface Options

CLK INPUT interfacing options	CLK INPUT INTERFACING OPTIONS
CML	Connect VTCLK and $\overline{\text{VTCLK}}$ to V_{CC}
LVDS	Connect VTCLK and VTCLK together
AC-COUPLED	Bias VTCLK and VTCLK Inputs within (VIHCMR) Common Mode Range
RSECL, PECL, NECL	Standard ECL Termination Techniques or connect VTCLK and $$\rm VTCLK$$ to $V_{\rm TT}$
LVTTL, LVCMOS	An Entered Voltage Should be Applied to the unused Complementary Differential Input. Nominal Voltage is 1.5 V for LVTTL and $V_{CC}/2$ for LVCMOS Inputs.

Table 7. ATTRIBUTES

Characteristic	Value
Internal Input Pulldown Resistor (MR, PLa, PLb)	75 k to V _{EE}
Internal Input Pullup Resistor (Pa[0:7], Pb[0:7])	75 k to V _{CC}
ESD Protection Human Body Model Machine Model Charged Device Model	> 500 V > 10 V > 2 kV
Moisture Sensitivity (Note 1)	Pb-Free Pkg
QFN-52	Level 2
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count	1914
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

Table 8. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	Positive Power Supply	V _{EE} = 0 V		3.6	V
V _{EE}	Negative Power Supply	V _{CC} = 0 V		-3.6	V
VI	Positive Input Negative Input	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	3.6 -3.6	V
V _{INPP}	Differential Input Voltage CLK – CLK	$V_{CC} - V_{EE} \ge 2.8 \text{ V}$		2.8 V	V
l _{in}	Input Current through R_T (50 Ω Resistor)	Continuous Surge		25 50	mA
l _{out}	Output Current	Continuous Surge		25 50	mA
I _{BB}	V _{BB} Sink/Source			±0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 1)	0 lfpm 500 lfpm	QFN-52	25 - 32 20 - 27	°C/W
θJC	Thermal Resistance (Junction-to-Case)	2S2P (Note 1)	QFN-52	4 – 15	°C/W
T _{sol}	Wave Solder (Pb-Free)			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

			–40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{CC}	Positive Power Supply Current	170	200	230	170	200	230	170	200	230	mA
V _{OH}	Output HIGH Voltage (Note 4)	V _{CC} -40	V _{CC} -10	V _{CC}	V _{CC} -40	V _{CC} -10	V _{CC}	V _{CC} -40	V _{CC} -10	V _{CC}	mV
V _{OL}	Output LOW Voltage (Note 4)		V _{CC} -400	V _{CC} -330		V _{CC} -400	V _{CC} -330		V _{CC} -400	V _{CC} -330	mV
DIFFERE	NTIAL INPUT DRIVEN SINGLE-ENDED	(Figures [·]	19, 21) (N	lote 5)						•	
V _{th}	Input Threshold Reference Voltage Range (Note 1)	800		V _{CC} -75	800		V _{CC} -75	800		V _{CC} -75	mV
VIH	Single-Ended Input HIGH Voltage	1200		V _{CC}	1200		V _{CC}	1200		V _{CC}	mV
V _{IL}	Single-Ended Input LOW Voltage	V _{EE}		V _{CC} -150	V_{EE}		V _{CC} -150	V_{EE}		V _{CC} -150	mV
VISE	Single-Ended Input Voltage $(V_{IH} - V_{IL})$	150		2500	150		2500	150		2500	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIAL	LY (Figur	es 20, 22	2) (Note 6	i)					•	
V _{IHD}	Differential Input HIGH Voltage	1200		V _{CC}	1200		V _{CC}	1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	V _{EE}		V _{CC} -100	V_{EE}		V _{CC} -100	V_{EE}		V _{CC} -100	mV
V _{CMR}	Input Common Mode Range (Differential Cross-Point Voltage) (Note 2)	800		V _{CC} -50	800		V _{CC} -50	800		V _{CC} -50	mV
V _{ID}	Differential Input Voltage	100		2500	100		2500	100		2500	mV
V_{BB}	Output Voltage Reference @ $-100 \ \mu A$	1840	1970	2100	1840	1960	2100	1820	1970	2100	mV
R _{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
R _{TOUT}	Internal Output Resistor	45	50	55	45	50	55	45	50	55	Ω
IIH	Input HIGH Current CLK, CE, SEL MR, PLa, PLb Pa[0:7], Pb[0:7]	0 0 –50	7 30 –10	15 60 0	0 0 –50	7 30 –10	15 60 0	0 0 –50	7 30 –10	15 60 0	μΑ
Ι _{ΙL}	Input LOW Current CLK, CE, SEL MR, PLa, PLb Pa[0:7], Pb[0:7]	-0.5 0 -50	20 -20	0.5 60 0	-0.5 0 -50	20 20	0.5 60 0	-0.5 0 -50	20 -20	0.5 60 0	μΑ

Table & DC CHARACTERISTICS ROSITIVE CMI OUTRUT AV 0.01/10.0.4051/61/ O(A)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

V_{th} is applied to the complementary input when operating in single-ended mode. V_{th} = (V_{IH} - V_{IL})/2.
V_{CMR} minimum varies 1:1 with V_{EE}, V_{CMR} maximum varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

3. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.925 V to –0.165 V.

4. All loading with 50 Ω to V_{CC}.

V_{th}, V_{IH}, V_{IL} and V_{ISE} parameters must be complied with simultaneously.
V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.

			–40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{CC}	Positive Power Supply Current	170	200	230	170	200	230	170	200	230	mA
V _{OH}	Output HIGH Voltage (Note 4)	V _{CC} -40	V _{CC} -10	V _{CC}	V _{CC} -40	V _{CC} -10	V _{CC}	V _{CC} -40	V _{CC} -10	V _{CC}	mV
V _{OL}	Output LOW Voltage (Note 4)		V _{CC} -400	V _{CC} -330		V _{CC} -400	V _{CC} -330		V _{CC} -400	V _{CC} -330	mV
DIFFERE	NTIAL INPUT DRIVEN SINGLE-ENDED	(Figures	19, 21) (Note 5)							
V _{th}	Input Threshold Reference Voltage Range (Note 1)	V _{EE} +800		V _{CC} -75	V _{EE} +800		V _{CC} -75	V _{EE} +800		V _{CC} -75	mV
V _{IH}	Single-Ended Input HIGH Voltage	V _{EE} +1200		V _{CC}	V _{EE} +1200		V _{CC}	V _{EE} +1200		V _{CC}	mV
V_{IL}	Single-Ended Input LOW Voltage	V _{EE}		V _{CC} -150	V _{EE}		V _{CC} -150	V _{EE}		V _{CC} -150	mV
VISE	Single-Ended Input Voltage ($V_{IH} - V_{IL}$)	150		2500	150		2500	150		2500	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIAL	LY (Figu	res 20, 2	2) (Note 6	6)						
V _{IHD}	Differential Input HIGH Voltage	V _{EE} +1200		V _{CC}	V _{EE} +1200		V _{CC}	V _{EE} +1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	V _{EE}		V _{CC} -100	V _{EE}		V _{CC} -100	V _{EE}		V _{CC} -100	mV
V _{CMR}	Input Common Mode Range (Differential Cross-Point Voltage) (Note 2)	V _{EE} +800		V _{CC} -50	V _{EE} +800		V _{CC} -50	V _{EE} +800		V _C -50	mV
V _{ID}	Differential Input Voltage	100		2500	100		2500	100		2500	mV
V_{BB}	Output Voltage Reference @ -100 μA	-1460	-1330	-1200	-1460	-1330	-1200	-1460	-1330	-1200	mV
R _{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
R _{TOUT}	Internal Output Resistor	45	50	55	45	50	55	45	50	55	Ω
IIН	Input HIGH Current CLK, CE, SEL MR, PLa, PLb Pa[0:7], Pb[0:7]	0 0 –50	7 30 –10	15 60 0	0 0 –50	7 30 –10	15 60 0	0 0 –50	7 30 –10	15 60 0	μΑ
Ι _{ΙL}	Input LOW Current CLK, CE, SEL MR, PLa, PLb Pa[0:7], Pb[0:7]	-0.5 0 -50	20 -20	0.5 60 0	-0.5 0 -50	20 -20	0.5 60 0	-0.5 0 -50	20 -20	0.5 60 0	μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. V_{th} is applied to the complementary input when operating in single-ended mode. $V_{th} = (V_{IH} - V_{IL})/2$. 2. V_{CMR} minimum varies 1:1 with V_{EE} , V_{CMR} maximum varies 1:1 with V_{CC} . The V_{CMR} range is referenced to the most positive side of the differential input signal.

3. Input and output parameters vary 1:1 with V_{CC}.

All loading with 50 Ω to V_{CC}.
V_{th}, V_{IH}, V_{IL} and V_{ISE} parameters must be complied with simultaneously.
V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.

			−40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{OUTPP}	Output Voltage Amplitude @ \div 2 Mode $f_{in} = 3.5$ GHz (See Figure 5)	300	400		300	400		300	400		mV
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential CLK to TC MR to TC	435 100		555 500	455 100		575 500	475 100		595 500	ps
t _{JITTER}	RMS Random Clock Jitter (See Figure 5) f _{in} = 3.5 GHz			2.5			3.0			3.0	ps
V _{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 2)	100		2500	100		2500	100		2500	mV
t _r t _f	Output Rise/Fall Times (20% – 80%)	25	45	65	25	45	65	25	45	65	ps
t _s	Setup Time (Figure 23) Pa[7:0] to PLa Pb[7:0] to PLb CE to CLK SEL to CLK PLa to CLK PLb to CLK Pa[7:0] to CLK Pb[7:0] to CLK	3750 4500 400 300 2500 3250 4750 3000	2500 2000 30 120 2000 2750 3500 2500		3750 4500 400 300 2500 3250 4750 3000	2500 2000 30 120 2000 2750 3500 2500		3750 4500 400 300 2500 3250 4750 3000	2500 2000 30 120 2000 2750 3500 2500		ps
t _H	Hold Time (Figure 23) PLa to Pa[7:0] PLb to Pb[7:0] CLK to CE CLK to SEL CLK to PLa CLK to PLb CLK to PLb[7:0] CLK to PLb[7:0]	-1500 -1250 450 0 -1750 -2250 -2250 -2250 -2000	-2700 -1900 40 -110 -1900 -2700 -3200 -2500		-1500 -1250 450 0 -1750 -2250 -2250 -2250 -2000	-2700 -1900 40 -110 -1900 -2700 -3200 -2500		-1500 -1250 450 0 -1750 -2250 -2250 -2250 -2000	-2700 -1900 40 -110 -1900 -2700 -3200 -2500		ps
t _{SKEW}	Device-to-Device (Note 3)		40	75		40	75		40	75	ps
t _{PW}	Minimum Pulse Width MR	250	85		250	85		250	85		ps
t _{RR}	Reset Recovery MR to CLK/CLK	3000	2500		3000	2500		3000	2500		ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Measured using a 400 mV source, 50% duty cycle clock source at f_{in} = 1 GHz unless stated otherwise. All loading with 50 Ω to V_{CC}. Input edge rates 40 ps (20% - 80%).

2. V_{INPP} (MAX) cannot exceed $V_{CC} - V_{EE}$. 3. Device-to-Device skew for identical transitions at identical V_{CC} levels.



Figure 5. Output Voltage Amplitude (V_{OUTPP}) / RMS Jitter vs. Input Frequency (fin) @ Ambient Temperature (Typical)

Application Information

The differential inputs can accepts LVPECL, CML, LVDS, LVCMOS and LVTTL signal levels. The differential input amplitude range is from 100 mV to

2500 mV, where the input high voltage, VIH, can range from 1.2 V to VCC; see DC Characteristics Table 9. Examples of input interfaces are illustrated below in a 50 Ω environment (Z = 50 Ω)



Figure 6. CML Interface





 $^{*}V_{BIAS}$ is within V_{CMR} Range.



Figure 8. LVDS Interface



Table 12. OPERATION TABLE

MR	Ра	PLa	Pb	PLb	SEL	CE	CLK	CLK_INT	TC_INT	тс
1	XXXXXXXX	х	XXXXXXXX	Х	Х	Х	Х	Х	Х	Х
0	00000101	Н	00000100	Н	Х	Н	L	Н	н	Н
0	00000101	н	00000100	Н	Х	Н	L	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	L	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	L	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	н	L	L	Х	Х

X – Don't Care H – HIGH L – LOW

Table 12. OPERATION TABLE

MR	Pa	PLa	Pb	PLb	SEL	CE	CLK	CLK INT	TC_INT	тс
0	XXXXXXXX	L	XXXXXXXX	L	Н	н	Н	<u> </u>	X	х
0	XXXXXXXX	L	XXXXXXXX	L	х	н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	х	н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Н	н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	L	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	L	L	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	L	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	L	L	L	Х	Х
0	00000010	Н	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	0000001	Н	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Н	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	L	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	L	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	L	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	L	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	L	Н	Н	Н	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	L	L	Х	Х
0	XXXXXXXX	L	XXXXXXXX	L	Х	Н	Н	Н	Х	Х

X – Don't Care H – HIGH L – LOW

			1							I							
MR	ľ '-	_ __	- ' - ' -	· ' _ ' .	-' '-'	J.J.	<u>1</u>	L, L	'-, '-	'-''	- ' - '	-' -'	-1 , -1	1,1	<u> </u>	'_, '_	'- ' -
	, ,				,												I
Pa[7:0]	05 '	I.	1	I.	I.	' XX	()	ı	1	1	T	' 0	2 '	I.	XX	I.	
PLa		I	1	I.	I	I.	1	I	I	I.	I.	' [<u> </u>	I	1	I.	
Pa_INT[7:0]	Π.				1	05									02		
									1		i						, •
Pb[7:0]	04	I.	1	I.	I	' >	X ·	ı	1	I.	I	I.	01 '	I	XX	I	I
PLb		i.	i.	1	I	1	i.	T	i	i.	1	I.		I	1	1	
Pb_INT[7:0]						04									01		
	•	i							,		,						, I
SEL		I	I.		I	1		- I	1	1	T	I.	· •	·	1	1	
CE		i		1	1		1	I	I			ΓU		1			I
								1	1								1
CLK		תת	л́л	บ้บ	าไป	บ้บ	ப்ப	ப்ப	ບ່ປ	บ่า	ЛЛ		ЛЛ	ЛĹ		บบ	าน
	•	I.	1	i.	1	i.	1	1	1	i.	1	I.	ı	I.	1	I.	· .
CLK_INT		տո	பி	บบ	JU	าา	บบ	บบ	บบ	UL			ЛЛ	ЛЛ		าบ	U
TC_INT								1		1				ГĹ	́		
TC		1			1						1	1				1	

Figure 10. Device Timing Diagram for Table 12

	[]]]]
MR	
CLK	
CE	
CLK_INT	

Figure 11. Timing Diagram for CE Input

MR		1	1 1 1	1	1	1	
	P delay	1	1	1		1	1
CLK			Mu				tuuu
PLa		1	1	1	1	1	1
	1	1	1	1	1	1	1
Pa[7:0]		1		0'B	1		1
TC[7:0]		- d=12 -		— d=12 —		d=12	











MR	
CLK	
SEL	
Pa[7:0]	. 03
Pb[7:0]	1 1 02 1 1
PLa	
PLb	
TC[7:0]	

Figure 15. Timing Diagram for SEL Input (Before Critical Rising Edge of CLK)



Figure 16. Timing Diagram for SEL Input (After Critical Rising Edge of CLK)

MR	
CLK	
Pa[7:0]	01 02 03 04 05 06 07 08
PLa	
Pa_INT[7:0]	255 2 5 6 7
	Pb/PLb have the same functionality as Pa/PLa
Pb[7:0]	103 201 255 10 151 27 43 176
PLb	
Pb_INT[7:0]	255 201 151 27 43
	MUX_OUT is the output of the internal MUX
SEL	
MUX_INT[7:0]	255 2 15 15 27 43

Figure 17. Timing Diagram Relating PLa, PLb, Pa(0:7), Pb(0:7)















Figure 21. V_{th} Diagram





Figure 23. Setup and Hold Time



Figure 24. Typical Termination for 16 mA Output Drive and Device Evaluation

PACKAGE DIMENSIONS

QFN-52 8x8, 0.5P CASE 485M-01 ISSUE C



ECLinPS is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application is and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associat

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative