

August 1998 Revised January 1999

GTLP6C816A LVTTL-to-GTLP Clock Driver (Preliminary)

General Description

The GTLP6C816A is a clock driver that provides LVTTL to GTLP signal level translation (and vice versa). The device provides a high speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL(P) logic levels. High speed backplane operation is a direct result of GTL(P)'s reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTL(P) has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Interface between LVTTL and GTLP logic levels
- Edge Rate Control to minimize noise on the GTLP port
- Power up/down high impedance for live insertion
- 1:6 fanout clock driver for LVTTL port
- 1:2 fanout clock driver for GTLP port
- LVTTL compatible driver and control inputs
- Flow through pinout optimizes PCB layout
- Open drain on GTLP to support wired-or connection
- A-Port source/sink -24/+24 mA
- B-Port sink 50 mA
- -40°C to +85°C temperature capability
- Low voltage version of GTLP6C816


Ordering Code:

Order Number	Package Number	Package Description
GTLP6C816AMTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Pin Descriptions

Pin Names	Description			
TTLIN, GTLPIN	Clock Inputs (LVTTL and GTLP respectively)			
ŌĒB	Output Enable (Active LOW) GTLP Port (LVTTL Levels)			
ŌĒĀ	Output Enable (Active LOW) TTL Port (LVTTL Levels)			
V _{CCT} .GNDT	TTL Output Supplies			
V _{CC}	Internal Circuitry V _{CC}			
GNDG	OBn GTLP Output Grounds			
V _{REF}	Voltage Reference Input			
OA0-OA5	TTL Buffered Clock Outputs			
OB0-OB1	GTLP Buffered Clock Outputs			

Connection Diagram



Functional Description


The GTLP6C816A is a clock driver providing LVTTL-to-GTLP clock translation, and GTLP-to-LVTTL clock translation in the same package. The LVTTL-to-GTLP direction is a 1:2 clock driver path with a single Enable pin (OEB). For the GTLP-to-LVTTL direction the clock receiver path is a 1:6 buffer with a single Enable control (OEA). Data polarity is inverting for both directions.

Truth Tables

Inpu	ıts	Outputs		
TTLIN	OEB	OBn		
H L		L		
L	L	Н		
Х	Н	High Z		

Inpu	ts	Outputs		
GTLPIN OEA		OAn		
H L		L		
L	L	Н		
Х	Н	High Z		

Logic Diagram



Absolute Maximum Ratings(Note 1) **Recommended Operating** Conditions (Note 3) -0.5V to +4.6V Supply Voltage (V_{CC}) 3.15V to 3.45V DC Input Voltage (V_I) -0.5V to +4.6V Supply Voltage V_{CC} DC Output Voltage (V_O) Bus Termination Voltage (V_{TT}) Outputs 3-STATE -0.5V to +4.6V GTLP 1.47V to 1.53V Outputs Active (Note 2) -0.5V to +4.6V GTL 1.14V to 1.26V DC Output Sink Current into ${\rm V}_{\rm REF}$ 0.98V to 1.02V OA-Port I_{OL} 48 mA Input Voltage (V_I) on INA-Port DC Output Source Current and Control Pins 0.0V to 3.45V from OA-Port IOH -48 mA HIGH Level Output Current (IOH) DC Output Sink Current into OA-Port -24 mA OB-Port in the LOW State IOL LOW Level Output Current (I_{OL}) 100 mA DC Input Diode Current (I_{IK}) OA-Port +24 mA $V_1 < 0V$ -50 mA OB-Port +50 mA DC Output Diode Current (IOK) -40°C to +85°C Operating Temperature (T_A) $V_O < 0V$ -50 mA Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or $V_{\rm O} > V_{\rm CC}$ +50 mA conditions beyond those indicated may adversely affect device reliability. ESD Rating > 2000V Functional operation under absolute maximum rated conditions is not implied. Storage Temperature (T_{STG}) -65°C to +150°C Note 2: Io Absolute Maximum Rating must be observed. Note 3: Unused inputs must be held High or Low.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{\mbox{REF}} = 1.0V$ (unless otherwise noted).

Symbol		Test Conditions		Min	Typ (Note 4)	Max	Units
V _{IH}	GTLPIN			V _{REF} +0.05		V _{TT}	V
	Others			2.0			V
V _{IL}	GTLPIN			0.0		V _{REF} -0.05	V
	Others					8.0	V
V _{REF} (Note 5)	GTLP				1.0		V
V _{TT} (Note 5)	GTLP				1.5		V
V _{IK}		V _{CC} = 3.15V	I _I = -18 mA			-1.2	V
V _{OH}	OAn-Port	V _{CC} = 3.15V	I _{OH} = -100 μA	V _{CC} -0.2			
			I _{OH} = -18 mA	2.4			v
			I _{OH} = -24 mA	2.2			
V _{OL}	OAn-Port	V _{CC} = 3.15V	I _{OL} = 100 μA			0.2	
			I _{OL} = 18 mA			0.4	V
			I _{OL} = 24 mA			0.5	
V _{OL}	OBn-Port	V _{CC} = 3.15V	I _{OL} = 100 μA			0.2	v
			I _{OL} = 40 mA			0.4	
			I _{OL} = 50 mA			0.55	
կ	TTLIN/	V _{CC} = 3.45V	V _I = 3.45V			10	
	Control Pins		V _I = 0V			-10	μA
	GTLPIN	V _{CC} = 3.45V	$V_I = V_{TT}$			10	
			V _I = 0			-10	μA
loff	TTLIN	N $V_{CC} = 0$ $V_1 \text{ or } V_0 = 0V \text{ to}$ 5.25V		100	μΑ		
	GTLPIN	V _{CC} = 0	V_I or $V_O = 0V$ to V_{TT}			100	μΑ
lozh	OAn-Port	V _{CC} = 3.45V	V _O =3.45V			5	
	OBn-Port		V _O = 1.5V			5	μΑ
l _{OZL}	OAn-Port	V _{CC} = 3.45V	V _O = 0			- 5	μΑ
Icc	OAn or	V _{CC} = 3.45V	Outputs HIGH		5.5	10	
	OBn Ports		Outputs LOW		5	10	mA
		V _I = V _{CC} or GND	Outputs Disabled		5.5	10	

DC Electrical Characteristics (Continued)

Symbol		Test Conditions		Min	Typ (Note 4)	Max	Units
Δl _{CC}	TTLIN	V _{CC} = 3.45V	V _I = V _{CC} -0.6			1	mA
Cı	Control Pins/ GTLPIN/TTLIN		V _I = V _{CC} or 0		4.5		
Co	OAn-Port		$V_I = V_{CC}$ or 0		6.0		pF
	OBn-Port		$V_I = V_{CC}$ or 0		8.0		

Note 4: All typical values are at V_{CC} = 3.3V and T_A = 25°C.

Note 5: GTLP V_{REF} and V_{TT} are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy. In addition, V_{TT} and R_{TERM} can be adjusted to accommodate backplane impedances other than 50Ω , within the boundaries of not exceeding the DC Absolute I_{OL} ratings. Similarly V_{REF} can be adjusted to compensate for changes in V_{TT} .

AC Electrical Characteristics


Over recommended range of supply voltage and operating free air temperature. $V_{REF} = 1.0V$ (unless otherwise noted). $C_L = 30$ pF for OBn-Port and $C_L = 50$ pF for OAn-Port.

Symbol	From (Input)	To (Output)	Min	Typ (Note 6)	Max	Units
f _{TOGGLE}	TTLIN	OBn	175			MHz
	GTLPIN	OAn	175			IVITIZ
t _{PLH}	TTLIN	OBn	1.5	2.6	5.2	ns
t _{PHL}			0.9	1.9	3.9	
t _{PLH}	OEB	OBn	1.8	2.6	5.2	ns
t _{PHL}			1.2	2.2	4.1	
t _{RISE}	Transition Time, OB 0		1.3		ns	
t _{FALL}	Transition Time, OB		1.5			
t _{RISE}	Transition Time, OA		1.7		ns	
t _{FALL}	Transition Time, OA		1.6			
t _{PZH} , t _{PZL}	OEA	OAn	0.5	3.1	4.8	ns
t _{PLZ} , t _{PHZ}			0.0	2.4	4.4	
t _{PLH}	GTLPIN	OAn	2.7	3.9	6.5	ns
t _{PHL}			2.4	3.5	5.3	
t _{OSHL} , t _{OSLH} (Note 7)	Common Edge S		0.1	0.75	ns	
t _{OSHL} , t _{OSLH} (Note 7)	Common Edge S		0.15	0.75	ns	

Note 6: All typical values are at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25 ^{\circ}\text{C}$.

Note 7: Output to Output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs switching in the same direction either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). This parameter guaranteed by design and statistical process distribution. Actual skew values between the GTLP (OBn) outputs could vary on the backplane due to the loading and impedance seen by the device.

Test Circuit and Timing Waveforms



Test Circuit for B Outputs
1.5V (GTLP)
1.2V (GTL)


From
Output
Under
Test

30 pF
(Notes A, B)


Note A: C_L includes probes and jig capacitance. Note B: For B-Port C_L = 30 pF is used for worst case.


Note A: C_L includes probes and jig capacitance.

Voltage Waveforms Enable and Disable Times A-Port



Voltage Waveforms Propagation Delay $(V_m = V_{CC}/2 \text{ for A-Port and 1.0 for B-Port)}$





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com