

September 2010

# FAN7389 3-Phase Half-Bridge Gate-Drive IC

### **Features**

- Floating Channel for Bootstrap Operation to +600V
- Typically 350mA/650mA Sourcing/Sinking Current Driving Capability for All Channels
- Extended Allowable Negative V<sub>S</sub> Swing to -9.8V for Signal Propagation at V<sub>DD</sub>=V<sub>BS</sub>=15V
- Output In-Phase with Input Signal
- Over-Current Shutdown Turns off All Six Drivers
- Matched Propagation Delay for All Channels
- 3.3V and 5V Input Logic Compatible
- Adjustable Fault-Clear Timing
- Built-in Advanced Input Filter
- Built-in Shoot-Through Prevention Logic
- Built-in Soft Turn-Off Function
- Common-Mode dv/dt Noise Canceling Circuit
- Built-in UVLO Functions for All Channels

### **Applications**

- 3-Phase Motor Inverter Driver
- Air Conditioners
- Washing Machines
- General-Purpose Three-Phase Inverters

### Description

The FAN7389 is a monolithic three-phase half-bridge gate-drive IC designed for high-voltage, high-speed driving MOSFETs and IGBTs operating up to +600V.

Fairchild's high-voltage process and common-mode noise canceling technique provide stable operation of high-side drivers under high-dv/dt noise circumstances.

An advanced level-shift circuit allows high-side gate driver operation up to  $V_S = -9.8V$  (typical) for  $V_{BS} = 15V$ .

The protection functions include under-voltage lockout and inverter over-current trip with an automatic fault-clear function.

Over-current protection that terminates all six outputs can be derived from an external current-sense resistor. An open-drain fault signal is provided to indicate that an over-current or under-voltage shutdown has occurred.

The UVLO circuits prevent malfunction when  $V_{\text{DD}}$  and  $V_{\text{BS}}$  are lower than the specified threshold voltage.

Output drivers typically source and sink 350mA and 650mA, respectively; which is suitable for three-phase half-bridge applications in motor drive systems.

**24-SOIC** 



### Ordering Information

Part Number	Package	Operating Temperature	Packing Method
FAN7389M <sup>(1)</sup>	24-SOP -40 to +125°C		Tube
FAN7389MX <sup>(1)</sup>			Tape & Reel

### Note:

These devices passed wave soldering test by JESD22A-111.

#### **Typical Application Diagram** V<sub>DD</sub> $V_{\text{MOTOR}}$ UU 3-Phase wu BLDC Motor Controller UL HIN3 VB2 (2 LIN1 HO2 (20) V<sub>S2</sub> (19 VL LIN2 WL LIN3 V<sub>B3</sub> (18) FO ноз (17 3-Phase Inverter CONTROL cs V<sub>S3</sub> (16) (10) EN LO1 (15) RCIN LO2 (14) CRCIN

Figure 1. 3-Phase BLDC Motor Drive Application

LO3 (13)

12) COM

#### **Internal Block Diagram** HIN1 V<sub>B1</sub> 50K UVLO DRIVER PULSE GENERATOR HO1 HIN2 R R 50K NOISE CANCELLER INPUT NOISE V<sub>S1</sub> HIN3 **FILTER** [t<sub>FLTIN</sub>=250ns] 50K $V_{DD}$ LIN1 UVLO ULIN L01 50K DELAY SHOOT-THROUGH **U Phase Driver** COM **PREVENTION** 50K SOFT LIN3 DEAD TIME $V_{B2}$ [DT=300ns] 50K HO2 **V** Phase Driver $V_{\text{S2}}$ **ENABLE INPUT** LO2 **FILTER** COM 150K [ t<sub>FLTEN</sub>=250ns ] SOFT FO $V_{B3}$ V<sub>DD</sub> HO3 **W Phase Driver WHIN** $V_{S3}$ LO3 WLIN COM VDD\_UVLO **♦** I<sub>SOFT</sub> **Fault** SOFT-OFF

Figure 2. Functional Block Diagram

SET

DOMINANT LATCH

Q

 $V_{\text{REF}}$ 

**(** 

RCIN

**I**RCIN

 $V_{RCIN,TH} = 3.3V$ 

V<sub>RCIN,HYS</sub>= 0.7V

CS

LEB

<del>↓</del> 0.5∨ ↓

**Protection Circuit** 

CS\_COMP

## **Pin Configuration**




Figure 3. Pin Configuration

### **Pin Definitions**

Pin #	Name	Description	
1	$V_{DD}$	Logic and low-side gate drivers power supply voltage	
2	HIN1	Logic Input 1 for high-side gate 1 driver	
3	HIN2	Logic Input 2 for high-side gate 2 driver	
4	HIN3	Logic Input 3 for high-side gate 3 driver	
5	LIN1	Logic Input 1 for low-side gate 1 driver	
6	LIN2	Logic Input 2 for low-side gate 2 driver	
7	LIN3	Logic Input 3 for low-side gate 3 driver	
8	FO	Fault output with open-drain (indicates over-current and low-side under-voltage)	
9	CS	Analog input for over-current shutdown	
10	EN	Logic input for shutdown functionality	
11	RCIN	An external RC network input used to define the fault-clear delay	
12	COM	Low-side driver return	
13	LO3	Low-side gate driver 3 output	
14	LO2	Low-side gate driver 2 output	
15	LO1	Low-side gate driver 1 output	
16	V <sub>S3</sub>	High-side driver 3 floating supply offset voltage	
17	HO3	High-side driver 3 gate driver output	
18	V <sub>B3</sub>	High-side driver 3 floating supply	
19	V <sub>S2</sub>	High-side driver 2 floating supply offset voltage	
20	HO2	High-side driver 2 gate driver output	
21	V <sub>B2</sub>	High-side driver 2 floating supply	
22	V <sub>S1</sub>	High-side driver 1 floating supply offset voltage	
23	HO1	High-side driver 1 gate driver output	
24	V <sub>B1</sub>	High-side driver 1 floating supply	

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A=25^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
Vs	High-Side Floating Offset Voltage	V <sub>B1,2,3</sub> -25	V <sub>B1,2,3</sub> +0.3	V
V <sub>B</sub>	High-Side Floating Supply Voltage	-0.3	625	V
$V_{DD}$	Low-side and logic-fixed supply voltage	-0.3	25	V
$V_{HO}$	High-Side Floating Output Voltage V <sub>HO1,2,3</sub>	V <sub>S1,2,3</sub> -0.3	V <sub>B1,2,3</sub> +0.3	V
$V_{LO}$	Low-Side Floating Output Voltage V <sub>LO1,2,3</sub>	-0.3	-0.3 V <sub>DD</sub> +0.3	
V <sub>IN</sub>	Input Voltage (HINx, LINx, CS, and EN)	-0.3	5.5	V
V <sub>FO</sub>	Fault Output Voltage (FO)	-0.3	V <sub>DD</sub> +0.3	V
PW <sub>HIN</sub>	High-Side Input Pulse Width	500		ns
dV <sub>S</sub> /dt	Allowable Offset Voltage Slew Rate		±50	V/ns
P <sub>D</sub>	Power Dissipation <sup>(2,3,4)</sup>		1.4	W
$\theta_{JA}$	Thermal Resistance		70	°C/W
$T_J$	Junction Temperature		150	°C
$T_{STG}$	Storage Temperature	-55	150	°C

#### Notes:

- 2. Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
- 3. Refer to the following standards:
  - JESD51-2: Integral circuits thermal test method environmental conditions natural convection JESD51-3: Low effective thermal conductivity test board for leaded surface-mount packages.
- 4. Do not exceed P<sub>D</sub> under any circumstances.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>B1,2,3</sub>	High-Side Floating Supply Voltage	V <sub>S1,2,3</sub> +10	V <sub>S1,2,3</sub> +20	V
V <sub>S1,2,3</sub>	High-Side Floating Supply Offset Voltage	6-V <sub>DD</sub>	600	V
$V_{DD}$	Low-Side and Logic Fixed Supply Voltage	10	20	V
V <sub>HO1,2,3</sub>	High-Side Output Voltage	V <sub>S1,2,3</sub>	V <sub>B1,2,3</sub>	V
V <sub>LO1,2,3</sub>	Low-Side Output Voltage	COM	$V_{DD}$	V
$V_{FO}$	Fault Output Voltage (FO)	COM	$V_{DD}$	V
V <sub>CS</sub>	Current-Sense Pin Input Voltage	COM	5	V
V <sub>IN</sub>	Logic Input Voltage (HIN1,2,3 and LIN1,2,3)		5	V
T <sub>A</sub>	Ambient Temperature	+125	°C	

### **Electrical Characteristics**

 $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS1,2,3}$ ) = 15.0V and  $T_A$  = 25°C unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to COM and are applicable to all six channels. The  $V_O$  and  $I_O$  parameters are referenced to  $V_{S1,2,3}$  and COM and are applicable to the respective output leads: HO1,2,3 and LO1,2,3. The  $V_{DDUV}$  parameters are referenced to COM. The  $V_{BSUV}$  parameters are referenced to  $V_{S1,2,3}$ .

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Low-Side	Power Supply Section		· I			I
$I_{QDD}$	Quiescent V <sub>DD</sub> Supply Current	V <sub>LIN1,2,3</sub> =0V or 5V, EN=0V		200		μА
I <sub>PDD</sub>	Operating V <sub>DD</sub> Supply Current	f <sub>LIN1,2,3</sub> =20kHz, rms Value		400		μΑ
$V_{\text{DDUV+}}$	V <sub>DD</sub> Supply Under-Voltage Positive-Going Threshold	V <sub>DD</sub> =Sweep	7.5	8.5	9.3	٧
$V_{\text{DDUV}}$	V <sub>DD</sub> Supply Under-Voltage Negative-Going Threshold	V <sub>DD</sub> =Sweep	7.0	8.0	8.7	V
V <sub>DDHYS</sub>	V <sub>DD</sub> Supply Under-Voltage Lockout Hysteresis	V <sub>DD</sub> =Sweep		0.5		V
Bootstrap	oped Power Supply Section					•
V <sub>BSUV+</sub>	V <sub>BS</sub> Supply Under-Voltage Positive-Going Threshold	V <sub>BS1,2,3</sub> =Sweep	7.5	8.5	9.3	V
V <sub>BSUV</sub> -	V <sub>BS</sub> Supply Under-Voltage Negative-Going Threshold	V <sub>BS1,2,3</sub> =Sweep	7.0	8.0	8.7	٧
$V_{BSHYS}$	V <sub>BS</sub> Supply Under-Voltage Lockout Hysteresis	V <sub>BS1,2,3</sub> =Sweep		0.5		V
I <sub>LK</sub>	Offset Supply Leakage Current	V <sub>B1,2,3</sub> =V <sub>S1,2,3</sub> =600V			10	μА
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	V <sub>HIN1,2,3</sub> =0V or 5V, EN=0V	10	50	80	μΑ
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	f <sub>HIN1,2,3</sub> =20kHz, rms Value	200	420	480	μА
Gate Driv	er Output Section					
V <sub>OH</sub>	High-Level Output voltage, V <sub>BIAS</sub> -V <sub>O</sub>	I <sub>O</sub> =0mA (No Load)			100	mV
V <sub>OL</sub>	Low-Level Output voltage, Vo	I <sub>O</sub> =0mA (No Load)			100	mV
I <sub>O+</sub>	Output HIGH Short-Circuit Pulse Current <sup>(5)</sup>	V <sub>O</sub> =0V, V <sub>IN</sub> =5V with PW≤10μs	250	350		mA
I <sub>O-</sub>	Output LOW Short-Circuit Pulsed Current <sup>(5)</sup>	V <sub>O</sub> =15V, V <sub>IN</sub> =0V with PW≤10μs	500	650		mA
$V_S$	Allowable Negative V <sub>S</sub> Pin Voltage for HIN Signal Propagation to HO			-9.8	-7.0	V
Logic Inp	ut Section					•
V <sub>IH</sub>	Logic "1" Input Voltage HIN1,2,3, LIN1,2,3		2.5			V
V <sub>IL</sub>	Logic "0" Input Voltage HIN1,2,3, LIN1,2,3			y	0.8	V
I <sub>IN+</sub>	Logic Input Bias Current (HO=LO=HIGH)	V <sub>IN</sub> =5V		100		μΑ
I <sub>IN-</sub>	Logic Input Bias Current (HO=LO=LOW)	V <sub>IN</sub> =0V		/-	2	μΑ
R <sub>IN</sub>	Logic Input Pull-Down Resistance			50		ΚΩ
Enable C	ontrol Section (EN)			•	VI	V
$V_{\text{EN+}}$	Enable Positive-Going Threshold Voltage		2.5			V
V <sub>EN-</sub>	Enable Negative-Going Threshold Voltage				0.8	V
I <sub>EN+</sub>	Logic Enable "1" Input Bias Current	V <sub>EN</sub> =5V (Pull-Down=150KΩ)		33		μА
I <sub>EN-</sub>	Logic Enable "0" Input Bias Current	V <sub>EN</sub> =0V			2	μΑ

Continued on the following page...

### **Electrical Characteristics**

 $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS1,2,3}$ ) = 15.0V and  $T_A$  = 25°C unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to COM and are applicable to all six channels. The  $V_O$  and  $I_O$  parameters are referenced to  $V_{S1,2,3}$  and COM and are applicable to the respective output leads: HO1,2,3 and LO1,2,3. The  $V_{DDUV}$  parameters are referenced to COM. The  $V_{BSUV}$  parameters are referenced to  $V_{S1,2,3}$ .

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
Over-Cur	Over-Current Protection Section							
V <sub>CSTH+</sub>	Over-Current Detect Positive Threshold <sup>(5)</sup>		400	500	600	mV		
V <sub>CSTH</sub> -	Over-Current Detect Negative Threshold <sup>(5)</sup>			440		mV		
V <sub>CSHYS</sub>	Over-Current Detect Hysteresis <sup>(5)</sup>			60		mV		
I <sub>CSIN</sub>	Short-Circuit Input Current	V <sub>CSIN</sub> =1V	5	10	15	μΑ		
I <sub>SOFT</sub>	Soft Turn-Off Sink Current		25	40	55	mA		
Fault Out	put Section							
V <sub>RCINTH+</sub>	RCIN Positive-Going Threshold Voltage			3.3		V		
V <sub>RCINTH</sub> -	RCIN Negative-Going Threshold Voltage			2.6		V		
V <sub>RCINHYS</sub>	RCIN Hysteresis Voltage			0.7		V		
I <sub>RCIN</sub>	RCIN Internal Current Source	C <sub>RCIN</sub> =2nF	3	5	7	μΑ		
$V_{FOL}$	Fault Output Low Level Voltage	V <sub>CS</sub> =1V, I <sub>FO</sub> =1.5mA		0.2	0.5	V		
RDSRCIN	RCIN On Resistance	I <sub>RCIN</sub> =1.5mA	50	75	100	Ω		
R <sub>DSFO</sub>	Fault Output On Resistance	I <sub>FO</sub> =1.5mA	90	130	170	Ω		

#### Note:

### **Dynamic Electrical Characteristics**

 $T_A=25$ °C,  $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS1,2,3}$ ) = 15.0V,  $V_{S1,2,3}$  = COM, and  $C_{Load}$  = 1000pF unless otherwise specified.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
ton	Turn-On Propagation Delay	V <sub>LIN1,2,3</sub> =V <sub>HIN1,2,3</sub> =0V, V <sub>S1,2,3</sub> =0V	350	500	650	ns
t <sub>OFF</sub>	Turn-Off Propagation Delay	V <sub>LIN1,2,3</sub> =V <sub>HIN1,2,3</sub> =5V, V <sub>S1,2,3</sub> =0V	350	500	650	ns
$t_R$	Turn-On Rise Time	V <sub>LIN1,2,3</sub> =V <sub>HIN1,2,3</sub> =0V	20	50	100	ns
t <sub>F</sub>	Turn-Off Fall Time	V <sub>LIN1,2,3</sub> =V <sub>HIN1,2,3</sub> =5V	10	30	80	ns
t <sub>EN</sub>	Enable LOW to Output Shutdown Delay		400	500	600	ns
t <sub>CSBLT</sub>	CS Pin Leading-Edge Blanking Time <sup>(6)</sup>		200	300	400	ns
t <sub>CSFO</sub>	Time from CS Triggering to FO	From V <sub>CSC</sub> =1V to FO Turn-Off		630		ns
tcsoff	Time from CS Triggering to All Gate Outputs Turn-Off	From V <sub>CSC</sub> =1V to Starting Gate Turn-Off		640		ns
t <sub>FLT,IN</sub>	Input Filtering Time <sup>(7)</sup> (HINx, LINx)		200	250	300	ns
	Input Filtering Time <sup>(7)</sup> (EN)		200	250	300	ns
t <sub>FLTCLR</sub>	Fault-Clear Time	RCIN: C <sub>RCIN</sub> =2nF		1.3		ms
DT	Dead Time		250	300	350	ns
MDT	Dead-Time Matching (All Six Channels)				50	ns
MT	Delay Matching (All Six Channels)				50	ns
PM	Output Pulse-Width Matching <sup>(6,8)</sup>	PW <sub>IN</sub> > 1µs		50	100	ns

#### Notes:

- 6. These parameters are guaranteed by design.
- 7. The minimum width of the input pulse should exceed 500ns to ensure the filtering time of the input filter is exceeded.
- B. PM is defined as PW<sub>IN</sub>-PW<sub>OUT</sub>,

<sup>5.</sup> These parameters are guaranteed by design.

### **Typical Characteristics**






Figure 4. Turn-On Propagation Delay vs. Temperature




Figure 5. Turn-Off Propagation Delay vs. Temperature




Figure 6. Turn-On Rise Time vs. Temperature




Figure 7. Turn-Off Fall Time vs. Temperature





Figure 8. Enable LOW to Output Shutdown Delay vs. Temperature

Figure 9. Fault-Clear Time vs. Temperature







Figure 10. Dead Time vs. Temperature

Figure 11. Dead-Time Matching vs. Temperature







Figure 12. Delay Matching vs. Temperature

Figure 13.Allowable Negative V<sub>S</sub> Voltage vs. Temperature







Figure 14. Quiescent V<sub>DD</sub> Supply Current vs. Temperature

Figure 15. Quiescent V<sub>BS</sub> Supply Current vs. Temperature






Figure 16. Operating V<sub>DD</sub> Supply Current vs. Temperature




Figure 17. Operating V<sub>BS</sub> Supply Current vs. Temperature




Figure 18.V<sub>DD</sub> UVLO+ vs. Temperature




Figure 19.V<sub>DD</sub> UVLO- vs. Temperature





Figure 20.V<sub>BS</sub> UVLO+ vs. Temperature

Figure 21.V<sub>BS</sub> UVLO- vs. Temperature







Figure 22. High-Level Output Voltage vs. Temperature Figure 23. Low-Level Output Voltage vs. Temperature







Figure 24.Logic HIGH Input Voltage vs. Temperature Figure 25.Logic LOW Input Voltage vs. Temperature







Figure 26.Logic Input HIGH Bias Current vs. Temperature

Figure 27.Logic Input LOW Bias Current vs. Temperature



200
180
2 160
140
120
100
10 12 14 16 18 20
Supply Voltage [V]

Figure 28. Input Pull-Down Resistance vs. Supply Voltage




Figure 29.Enable Pin Pull-Down Resistance vs. Supply Voltage




Figure 30. Quiescent V<sub>DD</sub> Supply Current vs. Supply Voltage




Figure 31. Quiescent V<sub>BS</sub> Supply Current vs. Supply Voltage





Figure 32. Operating V<sub>DD</sub> Supply Current vs. Supply Voltage

Figure 33. Operating V<sub>BS</sub> Supply Current vs. Supply Voltage

### **Switching Time Definitions**



**Figure 34. Switching Time Waveform Definitions** 




Figure 35. Input / Output Timing Diagram




Figure 36. Detailed View of B and C Intervals During Over-Current Protection

### **Applications Information**

### 1. Dead Time

Dead time is automatically inserted whenever the dead time of the external two input signals (between HINx and LINx signals) is shorter than internal fixed dead times (DT1 and DT2). Otherwise, external dead times larger than internal dead times are not modified by the gate driver and internal dead-time waveform definition is shown in Figure 37.




Figure 37.Internal Dead-Time Definitions

#### 2. Protection Function

### 2.1 Fault Out (FO) and Under-Voltage Lockout

The high- and low-side drivers include under-voltage lockout (UVLO) protection circuitry that monitors the supply voltage for  $V_{\text{DD}}$  and  $V_{\text{BS}}$  independently. It can be designed to prevent malfunction when  $V_{\text{DD}}$  and  $V_{\text{BS}}$  are lower than the specified threshold voltage. Also, the UVLO hysteresis prevents chattering during power-supply transitions. Moreover, the fault signal (FO) goes to LOW state to operate reliably during power-on events, when the power supply (VDD) is below the under-voltage lockout high threshold voltage for the circuit (during  $t_1 \sim t_2$ ). The UVLO circuit is not otherwise activated; shown Figure 38.




Figure 38. Waveforms for Under-Voltage Lockout

#### 2.2 Shoot-Through Protection

The shoot-through protection circuitry prevents both high- and low-side switches from conducting at the same time, as shown Figure 39.




Figure 39. Shoot-Through Protection

#### 2.3 Enable Input

When the  $\dot{EN}$  pin is in HIGH state, the gate driver operates normally. When a condition occurs that should shut down the gate driver, the EN pin should be LOW. The enable circuitry has an input filter; the minimum input duration is specified by  $t_{FLT,IN}$  (typically 250ns).




Figure 40. Output Enable Timing Waveform

### 2.4 Fault-Out (FO) and Over-Current Protection

FAN7389 provides an integrated fault output  $(\overline{FO})$  and an adjustable fault-clear timer  $(t_{FLTCLR})$ . There are two situations that cause the gate driver to report a fault via the FO pin. The first is an under-voltage condition of low-side gate driver supply voltage  $(V_{DD})$  and the second is when the current-sense pin (CS) recognizes a fault. Once the fault condition occurs, the FO pin is internally pulled to COM, the fault-clear timer is activated, and all outputs (HO1,2,3) and LO1,2,3) of the gate driver are turned off. The fault output stays LOW until the fault condition has been removed and the fault-clear timer expires, the voltage on the  $\overline{FO}$  pin returns to pull-up voltage.

The fault-clear time ( $t_{FLTCLR}$ ) is determined by an internal current source ( $I_{RCIN}$ =5 $\mu$ A) and an external  $C_{RCIN}$  at the RCIN pin, as shown in this equation:

$$t_{FLTCLR} = \frac{C_{RCIN} \times V_{RCIN,TH}}{I_{RCIN}}[s]$$
 (1)

The  $R_{\text{ON,RCIN}}$  of the MOSFET is a characteristic discharge curve with respect to the external capacitor  $C_{\text{RCIN}}$ . The time constant is defined by the external capacitor  $C_{\text{RCIN}}$  and the  $R_{\text{ON,RCIN}}$  of the MOSFET.

The output of current-sense comparator (CS\_COMP) passes a noise filter, which inhibits an over-current shutdown caused by parasitic voltage spikes of  $V_{CS}$ .

This corresponds to a voltage level at the comparator of  $V_{CSTH+}$  -  $V_{CSHYS}$ = 500mV - 60mV =440mV, where  $V_{CSHYS}$ =60mV is the hysteresis of the current comparator (CS COMP) as shown in Figure 41.




Figure 41. Over-Current Protection

Figure 42 shows the waveform definitions of RCIN, FO and the low-side driver, which uses a soft turn-off method when an under-voltage condition of the low-side gate driver supply voltage ( $V_{DD}$ ) or the current-sense pin (CS) recognizes a fault. Once a fault condition occurs, the FO pin is internally pulled to COM and all outputs (HO1,2,3 and LO1,2,3) of the gate driver are turned off. Low-side outputs decline linearly by the internal sink current source ( $I_{SOFT}$ =40mA) for soft turn-off, as shown in Figure 42.





Figure 42.R<sub>CIN</sub> and Fault-Clear Waveform Definition

#### 3. Noise Filter

### 3.1 Input Noise Filter

Figure 43 shows the input noise filter method, which has symmetry duration between the input signal  $(t_{\mathsf{INPUT}})$  and the output signal  $(t_{\mathsf{OUTPUT}})$  and helps to reject noise spikes and short pulses. This input filter is applied to the HINx, LINx, and EN inputs. The upper pair of waveforms (Example A) shows an input signal duration  $(t_{\mathsf{INPUT}})$  much longer than input filter time  $(t_{\mathsf{FLTIN}})$ ; it is approximately the same duration between the input signal time  $(t_{\mathsf{INPUT}})$  and the output signal time  $(t_{\mathsf{OUTPUT}})$ . The lower pair of waveforms (Example B) shows an input signal time  $(t_{\mathsf{INPUT}})$  slightly longer than input filter time  $(t_{\mathsf{FLTIN}})$ ; it is approximately the same duration between input signal time  $(t_{\mathsf{INPUT}})$  and the output signal time  $(t_{\mathsf{OUTPUT}})$ .



**Figure 43.Input Noise Filter Definition** 

### 3.2. Short-Pulsed Input Noise Rejection Method

The input filter circuitry provides protection against short-pulsed input signals (HINx, LINx, and EN) on the input signal lines by applied noise signal.

If the input signal duration is less than input filter time  $(t_{\text{FLT,IN}})$ , the output does not change states.

Example A and B of the Figure 44 show the input and output waveforms with short-pulsed noise spikes with a duration less than input filter time; the output does not change states.




Figure 44. Noise Rejecting Input Filter Definition

Figure 45 shows the characteristics of the input filters while receiving narrow ON and OFF pulses. If input signal pulse duration,  $PW_{\text{IN}}$ , is less than input filter time,  $t_{\text{FLT,IN}}$ ; the output pulse,  $PW_{\text{OUT}}$ , is zero. The input signal is rejected by input filter. Once the input signal pulse duration,  $PW_{\text{IN}}$ , exceeds input filter time,  $t_{\text{FLT,IN}}$ , the output pulse durations,  $PW_{\text{OUT}}$ , matches the input pulse durations,  $PW_{\text{IN}}$ . FAN7389 input filter time,  $t_{\text{FLT,IN}}$ , is about 250ns for the high- and low-side outputs.




Figure 45.Input Filter Characteristic of Narrow ON

### **Package Dimensions** 15.40±0.20 13.970 7.50±0.10 10.95 10.325 9.2 PIN ONE INDICATOR 1.27 ⊕ 0.25 M C B A LAND PATTERN RECOMMENDATION SEE DETAIL A 2.65 MAX C △ 0.10 C 0.20±0.10 SEATING PLANE 0.75 0.25 X 45° NOTES: UNLESS OTHERWISE SPECIFIED (R0.10) THIS PACKAGE CONFORMS TO JEDEC GAGE PLANE MS-013, ISSUE E, DATED SEPT 2005. (R0.10) B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE MOLD 0.25 FLASH OR BURRS D) LANDPATERN STANDARD: SOIC127P1030X265-24L E) DRAWING FILENAME: MKT-M24BREV2 SEATING PLANE 0.40~1.27 (1.40)DETAIL A

Figure 46.24-Lead Small Outline Integrated Circuit (24-Wide Body SOIC)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™

Current Transfer Logic™ DEUXPEED® Dual Conl™ EcoSPARK® EfficientMax™ ESBC™ •®

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ EETBench™ FlashWriter® FPS™

E-PES™ FRFET®

Global Power Resource<sup>sм</sup> Green FPS™

GmaxIII GTO™ IntelliMAX™

ISOPLANAR™ MegaBuck™ MIČROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™

MillerDrive™ MotionMa×™ Motion-SPM™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™

Green FPS™ e-Series™ QFĒT QS™ Quiet Series™ RapidConfigure\*\*

> Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ SPM<sup>®</sup>

Power-SPM™

PowerTrench®

Programmable Active Droop™

PowerXS™

STEALTH™ SuperFET SuperSOT\*\*-3 SuperSOT™-6 SuperSOT™-8 SupreMOS<sup>®</sup> SyncFET\*\* Sync-Lock™

SYSTEM \*\*
GENERAL The Power Franchise<sup>®</sup>

TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic® TINY OPTO \*\* TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT"\*\* աSerDes™

Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

### PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification   Product Status		Definition		
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary First Production		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed Full Production		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 150

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor