

# CY7C4201V/4211V

# Low Voltage 256/512 x 9 Synchronous FIFOs

#### Features

- High-speed, low-power, first-in, first-out (FIFO) memories
   □ 256 x 9 (CY7C4201V)
   □ 512 x 9 (CY7C4211V)
- High-speed 66-MHz operation (15-ns read/write cycle time)
- Low power (I<sub>CC</sub> = 20 mA)
- 3.3 V operation for low power consumption and easy integration into low-voltage systems
- 5V-tolerant inputs V<sub>IH max</sub> = 5 V
- Fully asynchronous and simultaneous read and write operation
- Empty, full, and programmable almost empty and almost full status flags
- TTL compatible
- Output Enable (OE) pin
- Independent read and write enable pins
- Center power and ground pins for reduced noise
- Width expansion capability
- Space saving 32-pin 7 mm × 7 mm TQFP
- 32-pin PLCCAvailable in Pb-Free Packages

## Logic Block Diagram

### **Functional Description**

The CY7C42X1V are high-speed, low-power, FIFO memories with clocked read and write interfaces. All are nine bits wide. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a Free-Running Clock (WCLK) and two Write Enable pins (WEN1, WEN2/LD).

When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1, WEN2/LD is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a <u>Free-Running</u> Read Clock (RCLK) and two Read Enable Pins (REN1, <u>REN2</u>). In addition, the CY7C42X1V has an Output Enable Pin (OE). The Read (RCLK) and Write (WCLK) clocks may be tied together for single clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 66 MHz are achievable.

Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.



198 Champion Court

•



# CY7C4201V/4211V

## Contents

Pin Configuration	.3
Selection Guide	. 3
Pin Definitions	. 3
Functional Description	. 4
Architecture	.4
Resetting the FIFO	.4
FIFO Operation	.4
Programming	.5
Programmable Flag (PAE, PAF) Operation	. 6
Width Expansion Configuration	.7
Flag Operation	.7
Full Flag	.7
Empty Flag	.7
Maximum Ratings	. 8
Operating Range	. 8

Electrical Characteristics Over the Operating Range	8 8
Switching Characteristics Over the Operating Range	9
Switching Waveforms	10
Ordering Code Definitions	16
Ordering Information	16
256 x 9 Low Voltage Synchronous FIFO	16
512 x 9 Low Voltage Synchronous FIFO	16
Package Diagrams	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC Solutions	19



## **Pin Configuration**

Figure 1. 32-Pin TQFP



### **Selection Guide**

Description		CY7C42X1V-15	Unit
Maximum Frequency		66.7	MHz
Maximum Access Time		11	ns
Minimum Cycle Time		15	ns
Minimum Data or Enable Set-up		4	ns
Minimum Data or Enable Hold		1	ns
Maximum Flag Delay		10	ns
Active Power Supply Current Commercial		20	mA

## **Pin Definitions**

Signal Name	Description	I/O	Description
D <sub>0-8</sub>	Data Inputs	I	Data Inputs for 9-bit bus.
Q <sub>0-8</sub>	Data Outputs	0	Data Outputs for 9-bit bus.
WEN1	Write Enable 1	Ι	The only write enable when device is configured to have programmable flags. Data is written on a LOW-to-HIGH transition of WCLK when WEN1 is asserted and FF is HIGH. If the FIFO is configured to have two write enables, data is written on a LOW-to-HIGH transition of WCLK when WEN1 is LOW and WEN2/LD and FF are HIGH.
WEN2/LD	Write Enable 2	Ι	If HIGH at reset, this pin operates as a second write enable. If LOW at reset, this
Dual Mode Pin	Load	I	pin operates as a control to write or read the programmable flag offsets. WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets.
REN1, REN2	Read Enable Inputs	I	Enables the device for Read operation.
WCLK	Write Clock	I	The rising edge clocks data into the FIFO when WEN1 is LOW and WEN2/LD is HIGH and the FIFO is not Full. When LD is asserted, WCLK writes data into the programmable flag-offset register.
RCLK	Read Clock	I	The rising edge clocks data out of the FIFO when REN1 and REN2 are LOW and the FIFO is not Empty. When WEN2/LD is LOW, RCLK reads data out of the programmable flag offset register.
EF	Empty Flag	0	When EF is LOW, the FIFO is empty. EF is synchronized to RCLK.
FF	Full Flag	0	When $\overline{FF}$ is LOW, the FIFO is full. $\overline{FF}$ is synchronized to WCLK.



#### Pin Definitions (continued)

Signal Name	Description	I/O	Description
PAE	Programmable Almost Empty	0	When $\overrightarrow{PAE}$ is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO.
PAF	Programmable Almost Full	0	When PAF is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO.
RS	Reset	I	<b>Resets device to empty condition</b> . A reset is required before an initial read or write operation after power-up.
OE	Output Enable	I	

#### **Functional Description**

The CY7C42X1V provides four status pins: Empty, Full, Almost Empty, Almost Full. The Almost Empty/Almost Full flags are programmable to single word granularity. The programmable flags default to Empty-7 and Full-7.

The flags are synchronous, that is, they change state relative to either the Read Clock (RCLK) or the Write Clock (WCLK). When entering or exiting the Empty and Almost Empty states, the flags are updated exclusively by the RCLK. The flags denoting Almost Full and Full states are updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags maintain their status for at least one cycle

All configurations are fabricated using an advanced  $0.65\mu$  P-Well CMOS technology. Input ESD protection is greater than 2001 V, and latch-up is prevented by the use of guard rings.

#### Architecture

The CY7C42X1V consists of an array of 64 to 8K words of nine bits each (implemented by a dual-port array of SRAM cells), <u>a read pointer, a write pointer, control signals (RCLK, WCLK,</u> REN1, REN2, WEN1, WEN2, RS), and flags (EF, PAE, PAF, FF.)

#### **Resetting the FIFO**

Upon power-up, the FIFO must be reset with a Reset ( $\overline{RS}$ ) cycle. This causes the FIFO to enter the Empty condition signified by EF being LOW. All data outputs ( $Q_{0-8}$ ) go LOW t<sub>RSF</sub> after the rising edge of RS. In order for the FIFO to reset to its default state, a falling edge must occur on RS and the user must not read or write while RS is LOW. All flags are guaranteed to be valid t<sub>RSF</sub> after RS is taken LOW.

### **FIFO Operation**

When the WEN1 signal is active LOW and WEN2 is active HIGH, data present on the  $D_{0-8}$  pins is written into the FIF<u>O</u> on each rising edge of the WCLK signal. Similarly, when the REN1 and REN2 signals are active LOW, data in the FIFO memory will be presented on the  $Q_{0-8}$  outputs. New data will be presented on each rising edge of RCLK while REN1 and REN2 are active. REN1 and REN2 must set up t<sub>ENS</sub> before RCLK for it to be a valid read function. WEN1 and WEN2 must occur t<sub>ENS</sub> before WCLK for it to be a valid write function.

An Output Enable  $(\overline{OE})$  pin is provided to three-state the Q<sub>0-8</sub> outputs when  $\overline{OE}$  is asserted. When  $\overline{OE}$  is enabled (LOW), data in the output register will be available to the Q<sub>0-8</sub> outputs after t<sub>OE</sub>.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $Q_{0-8}$  outputs even after additional reads occur.

Write Enable 1 (WEN1). If the <u>FIFO</u> is configured for programmable flags, Write Enable 1 (WEN1) is the only write <u>enable</u> control pin. In this configuration, when Write Enable 1 (WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored is the RAM array sequentially and independently of any on-going read operation.

Write Enable 2/Load (WEN2/LD). This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows for depth expansion. If Write Enable 2/Load (WEN2/LD) is set active HIGH at Reset ( $\overline{RS}$ =LOW), this pin operates as a second write enable pin.

If the FIF<u>O is configured to have two write enables, when Write</u> Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK.) Data is stored in the RAM array sequentially and independently of any on-going read operation.



### Programming

When WEN2/LD is held LOW during Reset, this pin is the load (LD) enable for flag offset programming. In this configuration, WEN2/LD can be used to access the four 8-bit offset registers contained in the CY7C42X1V for writing or reading data to these registers.

When the device is configured for programmable flags and both WEN2/LD and WEN1 are LOW, the first LOW-to-HIGH transition of WCLK writes data from the data inputs to the empty offset Least Significant Bit (LSB) register. The second, third, and fourth LOW-to-HIGH transitions of WCLK store data in the empty offset Most Significant Bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and WEN1 are LOW. The fifth LOW-to-HIGH transition of WCLK while

WEN2/LD and WEN1 are LOW writes data to the empty LSB register again. Figure 2 shows the register sizes and default values for the various device types.

It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then by bringing the WEN2/LD input HIGH, the FIFO is returned to normal read and write operation. The next time WEN2/LD is brought LOW, a write operation stores data in the next offset register in sequence.

The contents of the <u>off</u>set registers can <u>be read</u> to <u>the data</u> outputs when WEN2/LD is LOW and both REN1 and REN2 are LOW. LOW-to-HIGH transitions of RCLK read register contents to the data outputs. Writes and reads should not be performed simultaneously on the offset registers.



#### Figure 2. Offset Register Location and Default Values



#### Programmable Flag (PAE, PAF) Operation

Whether the flag offset registers are programmed as described in Table 1 or the default values are used, the programmable Almost Empty Flag (PAE) and programmable Almost Full Flag (PAF) states are determined by their corresponding offset registers and the difference between the read and write pointers.

Table 1.	Writing	the	Offset	Registers
	VVIILIIM	uic	Unset	ILEGISIEIS

LD	WEN	WCLK <sup>[1]</sup>	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

The number formed by the empty offset least significant bit register and empty offset most significant register is referred to as n and determines the operation of PAE. PAE is synchronized **Table 2. Status Flags** 

to the LOW-to-HIGH transition of RCLK by one flip-flop and is LOW when the FIFO contains n or fewer unread words. PAE is set HIGH by the LOW-to-HIGH transition of RCLK when the FIFO contains (n+1) or greater unread words.

The number formed by the full offset least significant bit register and full offset most significant <u>bit</u> register is referred to as *m* and determines the operation of PAF. PAF is synchronized to the LOW-to-HIGH transition of WCLK by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than <u>or</u> equal to CY7C4201V (256 – m) and CY7C4211V (512 – m). PAF is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than m.

Number of Words in FIFO						
CY7C4201V	CY7C4211V	FF	FAF	FAL	LF	
0	0	Н	Н	L	L	
1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	Н	Н	L	Н	
(n+1) to 128	(n+1) to 256	Н	Н	Н	Н	
129 to (256–(m+1))	257 to (512–(m+1))	Н	Н	Н	Н	
(256–m) <sup>[3]</sup> to 255	(512–m) <sup>[3]</sup> to 511	Н	L	Н	Н	
256	512	L	L	Н	Н	

#### Notes

1. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the LOW-to-HIGH transition of RCLK.

2. n = Empty Offset (n=7 default value).

3. m = Full Offset (m=7 default value).



## Width Expansion Configuration

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF). The partial status flags (PAE and PAF) can be detected from any one device. Figure 3 demonstrates a 18-bit word width by using two CY7C42X1Vs. Any word width can be attained by adding additional CY7C42X1Vs.

When the CY7C<u>42X1V</u> is in a width expansion configuration, the Read Enable (REN2) control input can be grounded (see Figure 3). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set to LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.

### **Flag Operation**

The CY7C42X1 devices provide four flag pins to indicate the condition of the FIFO contents. Empty, Full, PAE, and PAF are synchronous.

#### Full Flag

The Full Flag ( $\overline{FF}$ ) will go LO<u>W</u> when device is full. Write operations are inhibited whenever  $\overline{FF}$  is LOW regardless of the state of WEN1 and WEN2/LD. FF is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK.

#### **Empty Flag**

The Empty Flag (EF) will go LOW when the device is empty. Read operations are inhibited whenever EF is LOW, regardless of the state of REN1 and REN2. EF is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.







### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65 °C to +150 °C	
Ambient Temperature with Power Applied55 °C to +125 °C	
Supply Voltage to Ground Potential0.5 V to +5.0 V	
DC Voltage Applied to Outputs in High-Z State0.5 V to +5.0 V	
DC Input Voltage0.5 V to +5.0 V	

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	$3.3~V\pm300~mV$
Industrial	–40 °C to +85 °C	$3.3~V\pm300~mV$

### Electrical Characteristics Over the Operating Range

Deremeter	Description	Toot Conditions	7C42X1V-15		linit
Farameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -2.0 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min.,$ $I_{OL} = 8.0 \text{ mA}$		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	5.0	V
V <sub>IL</sub>	Input LOW Voltage		-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.	-10	+10	μA
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current		-10	+10	μΑ
I <sub>CC</sub> <sup>[4]</sup>	Active Power Supply Current	Com'l		20	mA
I <sub>SB</sub> <sup>[5]</sup>	Average Standby Current	Com'l		6	mA

### Capacitance<sup>[6]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	7	pF

#### Figure 4. AC Test Loads and Waveforms<sup>[7, 8]</sup>



Equivalent to: THÉVENIN EQUIVALENT

> $Rth = 200\Omega$ **\_\_o** Vth = 2.0 V

Notes

OUTPUT --~~~

Outputs open. Tested at Frequency = 20 MHz.
 All inputs = V<sub>CC</sub> - 0.2 V, except WCLK and RCLK, which are switching at 20 MHz.
 Tested initially and after any design or process changes that may affect these parameters.

7.  $C_L = 30 \text{ pF}$  for all AC parameters except for  $t_{OHZ}$ .

8.  $C_L = 5 \text{ pF for } t_{OHZ}$ .

Page 8 of 19



## Switching Characteristics Over the Operating Range

Parameter	Description	7C42	Unit		
Farameter	Description	Min	Max	Unit	
t <sub>S</sub>	Clock Cycle Frequency		66.7	MHz	
t <sub>A</sub>	Data Access Time	2	11	ns	
t <sub>CLK</sub>	Clock Cycle Time	15		ns	
t <sub>CLKH</sub>	Clock HIGH Time	6		ns	
t <sub>CLKL</sub>	Clock LOW Time	6		ns	
t <sub>DS</sub>	Data Set-Up Time	4		ns	
t <sub>DH</sub>	Data Hold Time	1		ns	
t <sub>ENS</sub>	Enable Set-Up Time	4		ns	
t <sub>ENH</sub>	Enable Hold Time	1		ns	
t <sub>RS</sub>	Reset Pulse Width <sup>[9]</sup>	15		ns	
t <sub>RSS</sub>	Reset Set-Up Time	10		ns	
t <sub>RSR</sub>	Reset Recovery Time	10		ns	
t <sub>RSF</sub>	Reset to Flag and Output Time		18	ns	
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>[10]</sup>	0		ns	
t <sub>OE</sub>	Output Enable to Output Valid	3	8	ns	
t <sub>OHZ</sub>	Output Enable to Output in High Z <sup>[10]</sup>	3	8	ns	
t <sub>WFF</sub>	Write Clock to Full Flag		11	ns	
t <sub>REF</sub>	Read Clock to Empty Flag		11	ns	
t <sub>PAF</sub>	Clock to Programmable Almost-Full Flag		16	ns	
t <sub>PAE</sub>	Clock to Programmable Almost-Full Flag		16	ns	
t <sub>SKEW1</sub>	Skew Time between Read Clock and Write Clock for Empty Flag and Full Flag	6		ns	
t <sub>SKEW2</sub>	Skew Time between Read Clock and Write Clock for Almost-Empty Flag and Almost-Full Flag	15		ns	

Notes9. Pulse widths less than minimum values are not allowed.10. Values guaranteed by design, not currently tested.



# **Switching Waveforms**





Notes

t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not <u>change</u> state until the next WCLK rising edge.
 t<sub>SKEW1</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time between the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not <u>change</u> state until the next WCLK rising edge.
 t<sub>SKEW1</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than t<sub>SKEW1</sub>, then EF may not change state until the next RCLK rising edge.





Notes

13. The clocks (RCLK, WCLK) can be free-running during reset.
14. After reset, the <u>outputs will be LOW if OE</u> = 0 and three-state if <u>OE</u>=1.
15. Holding WEN2/LD HIGH during reset will make the pin act as a second enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.







Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write

Notes

16. When  $t_{SKEW1} \ge minimum$  specification,  $t_{FRL}$  (maximum) =  $t_{CLK} + t_{SKEW1}$ . When  $t_{SKEW1} < minimum$  specification,  $t_{FRL}$  (maximum) = either  $2^*t_{CLK} + t_{SKEW1}$  or  $t_{CLK} + t_{SKEW1}$  or  $t_{CLK} + t_{SKEW1}$ . The Latency Timing applies only at the Empty Boundary (EF = LOW). 17. The first word is available the cycle after EF goes HIGH, always.











t<sub>SKEW2</sub> is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than t<sub>SKEW2</sub>, then PAE may not change state until the next RCLK.
 PAE offset = n.

20. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when  $\overline{PAE}$  goes LOW.





Notes

- 21. If a write is performed on this rising edge of the write clock, there will be Full (m–1) words of the FIFO when  $\overline{PAF}$  goes LOW.
- 22. PAF offset = m.
- 23. 256-m words in FIFO for CY7C4201V, 512-m words for CY7C4211V

24. t<sub>SKEW2</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW2</sub>, then PAF may not change state until the next WCLK.







### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
256 x 9 Low Voltage Synchronous FIFO				
15	CY7C4201V-15AXC	A32	32-Pin Pb-Free Thin Quad Flatpack	Commercial
512 x 9 Low Voltage Synchronous FIFO				
15	CY7C4211V-15AI	A32	32-Pin Thin Quad Flatpack	Industrial
	CY7C4211V-15AXI	A32	32-Pin Pb-Free Thin Quad Flatpack	

#### **Ordering Code Definitions**





### **Package Diagrams**





# **Document History Page**

Document Title: CY7C4201V/4211V Low Voltage 256/512 x 9 Synchronous FIFOs Document Number: 38-06010				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	106471	SZV	09/10/01	Change from Spec number: 38-00622 to 38-06010
*A	127857	FSG	08/25/03	Fixed empty flag timing diagram, Fixed switching waveform diagram typo
*B	384573	ESH	See ECN	Added Pb-Free logo to top of front page, Inserted industrial temperature range into operating range, Added parts CY7C4251V-25AXC, CY7C4251V-15AXC, CY7C4241V-15AXC, CY7C4241V-15JXC, CY7C4241V-25XC, CY7C4231V-25AXC, CY7C4221V-15AI, CY7C4211V-15AXI, CY7C4201V-15AXC to ordering information.
*C	2896039	RAME	03/19/2010	Added Contents, Updated package diagrams, Removed inactive parts from Ordering information table, Removed references to CY7C4421V and CY7C4231V parts, Updated links in Sales, Solutions and Legal Information
*D	2965557	RAME	06/30/2010	Removed CY7C4421V, CY7C4221V,CY7C4231V, CY7C4241V and CY7C4251V related info. Removed inactive parts from Ordering information table.3. Removed speed bins 25 ns and 35 ns
*E	3094385	ADMU	11/24/10	Corrections to the PAE and PAF flags has been done. Added Ordering Code Definitions.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06010 Rev. \*E

Revised November 24, 2010

Page 19 of 19

All products and company names mentioned in this document may be the trademarks of their respective holders.