

# 1:18 Clock Distribution Buffer

#### Features

- Operational range: Up to 200 MHz
- LVCMOS/LVTTL clock input
- LVCMOS-/LVTTL-compatible logic input
- 18 clock outputs: Drive up to 36 clock lines
- Output-to-output Skew: 110 ps (typical)
- Output enable control
- Supply voltage: 2.5 V or 3.3 V
- Temperature range: Commercial and Industrial
- 32-pin TQFP package
- Pin compatible with MPC942C

#### Logic Block Diagram

#### **Functional Description**

The CY29942 is a low voltage clock distribution buffer with an LVCMOS or LVTTL compatible clock input. The output enable control input is LVCMOS/LVTTL compatible. The eighteen outputs are 2.5 V or 3.3 V LVCMOS or LVTTL compatible, operate up to 200 MHz, and can drive 50  $\Omega$  series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces, giving the devices an effective fanout of 1:36. Low output-to-output skews make the CY29942 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems.



•



### **Pin Configuration**

#### Figure 1. 32-pin TQFP pinout



#### **Pin Descriptions**

Pin	Name	I/O	Description
3	TCLK	Input	External reference/Test clock input. Weak internal pull-down resistor.
5	OE	Input	Output enable. When HIGH, all outputs are enabled. When set LOW, the outputs are at high impedance. Weak internal pull-up resistor.
9, 10, 11, 13, 14, 15, 18, 19, 20, 22, 23, 24, 26, 27, 28, 30, 31, 32	Q(17:0)	Output	Clock outputs
7, 8, 16, 21, 29	VDD		2.5 V or 3.3 V power supply
1, 2, 12, 17, 25	VSS		Ground
4, 6	NC		No connection



#### **Absolute Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested. <sup>[1]</sup>

Maximum input voltage relative to V_{SS}: V_{SS} – 0.3 V
Maximum input voltage relative to V <sub>DD</sub> : V <sub>DD</sub> + 0.3 V
Storage temperature: –65 °C to 150 °C
Operating temperature:40 °C to 85 °C
Maximum ESD protection

Maximum power supply: .....5.5 V

precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, I/O voltages should be constrained to the range:

 $V_{SS} < V_{I/O} < V_{DD}$ 

Unused inputs must always be tied to an appropriate logic voltage level (either  $\rm V_{SS}$  or  $\rm V_{DD}).$ 

# **DC Electrical Specifications**

 $V_{DD}$  = 3.3 V ±5% or 2.5 V ±5% over the specified temperature range.

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low voltage		V <sub>SS</sub>	_	0.8	V
V <sub>IH</sub>	Input high voltage		2.0	-	V <sub>DD</sub>	V
IIL	Input low current <sup>[2]</sup>		_	-	-200	μA
IIH	Input high current <sup>[2]</sup>		_	-	200	μA
V <sub>OL</sub>	Output low voltage <sup>[3]</sup>	I <sub>OL</sub> = 20 mA	-	-	0.5	V
V <sub>OH</sub>	Output high voltage <sup>[3]</sup>	I <sub>OH</sub> = –20 mA, V <sub>DD</sub> = 3.3 V	2.4	-	-	V
		I <sub>OH</sub> = –16 mA, V <sub>DD</sub> = 2.5 V	2.0	-	-	V
I <sub>DDQ</sub>	Quiescent supply current	OE = V <sub>SS</sub>	-	5	7	mA
I <sub>DD</sub>	Dynamic supply current	V <sub>DD</sub> = 3.3 V, Outputs at 150 MHz, CL = 15 pF	-	285	-	mA
		$V_{DD}$ = 3.3 V, Outputs at 200 MHz, CL = 15 pF	-	335	-	mA
		V <sub>DD</sub> = 2.5 V, Outputs at 150 MHz, CL = 15 pF	_	200	-	mA
		$V_{DD}$ = 2.5 V, Outputs at 200 MHz, CL = 15 pF	_	240	-	mA
Z <sub>out</sub>	Output impedance	V <sub>DD</sub> = 3.3 V	8	12	16	Ω
		V <sub>DD</sub> = 2.5 V	10	15	20	Ω
C <sub>in</sub>	Input capacitance		_	4	-	pF

#### Notes

- 1. The voltage on any input or I/O pin cannot exceed the power pin during power-up.
- 2. Inputs have pull-up/pull-down resistors that effect input current.
- 3. Driving series or parallel terminated 50  $\Omega$  (or 50  $\Omega$  to V\_DD/2) transmission lines.



# **AC Electrical Specifications**

 $V_{DD}$  = 3.3 V ±5% or 2.5 V ±5% over the specified temperature range  $^{[4]}$ 

Parameter	Description	Conditions	Min	Тур	Max	Unit
Fmax	Input frequency		-	-	200	MHz
tpd	TTL_CLK to Q delay <sup>[5, 6]</sup>	V <sub>DD</sub> = 3.3 V	1.8	3.3	3.8	ns
		V <sub>DD</sub> = 2.5 V	2.3	3.8	4.4	ns
DC	Output duty cycle <sup>[5, 6, 7]</sup>	Measured at V <sub>DD</sub> /2	45	-	55	%
tsk(0)	Output-to-output skew <sup>[5, 6]</sup>		-	110	200	ps
tskew(pp)	Part-to-part skew <sup>[8]</sup>	V <sub>DD</sub> = 3.3 V	-	-	1.0	ns
		V <sub>DD</sub> = 2.5 V	-	-	1.3	ns
tskew(pp)	Part-to-part skew <sup>[9]</sup>		-	-	600	ps
tr/tf	Output clocks rise/fall time <sup>[5, 6]</sup>	0.8 V to 2.0 V, $V_{DD}$ = 3.3 V; 0.5 V to 1.8 V, $V_{DD}$ = 2.5 V	0.2	-	1.1	ns

Notes

- Notes
  4. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs.
  5. Outputs driving 50 Ω transmission lines.
  6. See Figure 2.
  7. 50% input duty cycle.
  8. Across temperature and voltage ranges, includes output skew.
  9. For a specific temperature and voltage, includes output skew.







#### Figure 2. LVCMOS\_CLK CY29942 Test Reference for V<sub>CC</sub> = 3.3 V and V<sub>CC</sub> = 2.5 V





Figure 4. Output Duty Cycle (DC)









# **Ordering Information**

Part Number	Package Type	Production Flow
CY29942AI	32-pin TQFP	Industrial,–40 °C to 85 °C
CY29942AIT	32-pin TQFP – Tape and Reel	Industrial, –40 °C to 85 °C
Pb-free		
CY29942AXI	32-pin TQFP	Industrial, –40 °C to 85 °C
CY29942AXIT	32-pin TQFP – Tape and Reel	Industrial, –40 °C to 85 °C
CY29942AXC	32-pin TQFP	Commercial, 0 °C to 70 °C
CY29942AXCT	32-pin TQFP – Tape and Reel	Commercial, 0 °C to 70 °C

#### **Ordering Code Definitions**





#### **Package Drawing and Dimensions**

Figure 6. 32-pin TQFP (7 × 7 × 1.4 mm) A3214 Package Outline, 51-85088



51-85088 \*E



# Acronyms

Acronym	Description
LVCMOS	Low Voltage Complementary Metal Oxide Semiconductor
LVTTL	Low Voltage Transistor-Transistor Logic
OE	Output Enable
PLL	Phase-Locked Loop
TQFP	Thin Quad Flat Pack

#### **Document Conventions**

#### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kV	kilovolt
MHz	megahertz
μA	microampere
mA	milliampere
ms	millisecond
mW	milliwatt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt



# **Document History Page**

Document Title: CY29942, 1:18 Clock Distribution Buffer Document Number: 38-07284				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	111095	BRK	02/07/02	New data sheet.
*A	116777	HWT	08/14/02	Added a Commercial Temp. Range in the Ordering Information
*В	122876	RBI	12/21/02	Add power up requirements to maximum rating information.
*C	334117	RGL	See ECN	Added Lead-free devices Added typical value for output-output skew
*D	2761988	KVM	09/10/09	Ordering Information table: fixed typo and removed obsolete CY29942ACT. Changed Lead-free to Pb-free.
*E	2899304	BASH/CXQ	03/25/2010	Removed CY29942AC part from Ordering Information. Updated package diagram.
*F	3034172	CXQ	09/21/2010	Changed spec title. Updated format of "Features", changed wording in "Functional Description". Removed note 1, added info into Table 1 directly. Removed reference to multiple supplies, power supply sequencing from Absolute Maximum Ratings. Removed reference to $V_{DDC}$ from AC/DC Electrical Specs tables. Added condition OE = $V_{SS}$ for $I_{DDQ}$ in DC Electrical Specs table. Fixed formatting in AC/DC Electrical specs tables. Changed $t_{SKEW}$ to $t_{SK(0)}$ to match Figure 6. Added Ordering Code Definitions. Added Acronyms and Units of Measure sections. Minor edits.
*G	3548252	PURU	03/12/2012	Changed LQFP to TQFP throughout document.
*H	4149208	CINM	10/07/2013	Updated Package Drawing and Dimensions: spec 51-85088 – Changed revision from *D to *E. Updated in new template.
				Completing Sunset Review.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2002-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-07284 Rev. \*H

Revised October 7, 2013

All products and company names mentioned in this document may be the trademarks of their respective holders.