

September 1997

Features

- Four Operating Modes
 - Shift Right, Shift Left, Hold and Reset
- Synchronous Parallel or Serial Operation
- Typical $f_{MAX} = 60\text{MHz}$ at $V_{CC} = 5\text{V}$, $C_L = 15\text{pF}$, $T_A = 25^\circ\text{C}$
- Asynchronous Master Reset
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} at $V_{CC} = 5\text{V}$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8\text{V}$ (Max), $V_{IH} = 2\text{V}$ (Min)
 - CMOS Input Compatibility, $I_I \leq 1\mu\text{A}$ at V_{OL}, V_{OH}

Description

The Harris CD74HC194 and CD74HCT194 are 4-bit shift registers with Asynchronous Master Reset (\overline{MR}). In the parallel mode (S_0 and S_1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input (CP). During parallel loading serial data flow is inhibited. Shift left and shift right are accomplished synchronously on the positive clock edge with serial data entered at the shift left (DSL) serial input for the shift right mode, and at the shift right (DSR) serial input for the shift left mode. Clearing the register is accomplished by a Low applied to the Master Reset (\overline{MR}) pin.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC194E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT194E	-55 to 125	16 Ld PDIP	E16.3
CD74HC194M	-55 to 125	16 Ld SOIC	M16.15


NOTES:

1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
2. Die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout

 CD74HC194, CD74HCT194
 (PDIP, SOIC)
 TOP VIEW


Functional Diagram



TRUTH TABLE

OPERATING MODE	INPUTS							OUTPUT			
	CP	\overline{MR}	S1	S0	DSR	DSL	D_n	Q_0	Q_1	Q_2	Q_3
Reset (Clear)	X	L	X	X	X	X	X	L	L	L	L
Hold (Do Nothing)	X	H	I (Note 2)	I (Note 2)	X	X	X	q_0	q_1	q_2	q_3
Shift Left	\uparrow	H	h	I (Note 2)	X	I	X	q_1	q_2	q_3	L
	\uparrow	H	h	I (Note 2)	X	h	X	q_1	q_2	q_3	H
Shift Right	\uparrow	H	I (Note 2)	h	I	X	X	L	q_0	q_1	q_2
	\uparrow	H	I (Note 2)	h	h	X	X	H	q_0	q_1	q_2
Parallel Load	\uparrow	H	h	h	X	X	d_n	d_0	d_1	d_2	d_3

NOTES:

1. H = High Voltage Level,
h = High Voltage Level One Set-up Time Prior To The Low to High Clock Transition,
L = Low Voltage Level,
I = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition,
 d_n (q_n) = Lower Case Letters Indicate the State of the Referenced Input (or output) One Set-up Time Prior to the Low To High Clock Transition,
X = Don't Care,
 \uparrow = Transition from Low to High Level
2. The High to Low transition of the S0 and S1 Inputs on the CD74HC194, CD74HCT194 should only take place while CP is High for Conventional Operation.

CD74HC194, CD74HCT194

Absolute Maximum Ratings

DC Supply Voltage, V _{CC}	-0.5V to 7V
DC Input Diode Current, I _{IK} For V _I < -0.5V or V _I > V _{CC} + 0.5V	±20mA
DC Output Diode Current, I _{OK} For V _O < -0.5V or V _O > V _{CC} + 0.5V	±20mA
DC Output Source or Sink Current per Output Pin, I _O For V _O > -0.5V or V _O < V _{CC} + 0.5V	±25mA
DC V _{CC} or Ground Current, I _{CC} or I _{GND}	±50mA

Thermal Information

Thermal Resistance (Typical, Note 3)	θ _{JA} (°C/W)
PDIP Package	90
SOIC Package	190
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	300°C

Operating Conditions

Temperature Range (T _A)	-55°C to 125°C
Supply Voltage Range, V _{CC}	
HC Types	2V to 6V
HCT Types	4.5V to 5.5V
DC Input or Output Voltage, V _I , V _O	0V to V _{CC}
Input Rise and Fall Time	
2V	1000ns (Max)
4.5V	500ns (Max)
6V	400ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- 3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		V _{CC} (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS		
		V _I (V)	I _O (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX			
HC TYPES														
High Level Input Voltage	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V		
				4.5	3.15	-	-	3.15	-	3.15	-	V		
				6	4.2	-	-	4.2	-	4.2	-	V		
Low Level Input Voltage	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V		
				4.5	-	-	1.35	-	1.35	-	1.35	V		
				6	-	-	1.8	-	1.8	-	1.8	V		
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V		
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V		
High Level Output Voltage TTL Loads			-0.02	6	5.9	-	-	5.9	-	5.9	-	V		
			-4	4.5	3.98	-	-	3.84	-	3.7	-	V		
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V		
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V		
			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V		
			0.02	6	-	-	0.1	-	0.1	-	0.1	V		
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V		
			5.2	6	-	-	0.26	-	0.33	-	0.4	V		

CD74HC194, CD74HCT194

DC Electrical Specifications (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		V _{CC} (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
		V _I (V)	I _O (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Input Leakage Current	I _I	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	µA
Quiescent Device Current	I _{CC}	V _{CC} or GND	0	6	-	-	8	-	80	-	160	µA
HCT TYPES												
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	I _I	V _{CC} to GND	0	5.5	-	-	±0.1	-	±1	-	±1	µA
Quiescent Device Current	I _{CC}	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	µA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 4)	ΔI _{CC}	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	µA

NOTE:

4. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
CP	0.6
MR	0.55
DSL, DSR, D _n	0.25
S _n	1.10

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g. 360µA max at 25°C.

CD74HC194, CD74HCT194

Prerequisite For Switching Function

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25°C		-40°C TO 85°C		-55°C TO 125°C		UNITS	
				MIN	MAX	MIN	MAX	MIN	MAX		
HC TYPES											
Max. Clock Frequency (Figure 1)	f _{MAX}	-		2	6	-	5	-	4	-	MHz
				4.5	30	-	24	-	20	-	MHz
				6	35	-	28	-	23	-	MHz
MR Pulse Width (Figure 2)	t _W	-		2	80	-	100	-	120	-	ns
				4.5	16	-	20	-	24	-	ns
				6	14	-	17	-	20	-	ns
Clock Pulse Width (Figure 1)	t _W	-		2	80	-	100	-	120	-	ns
				4.5	16	-	20	-	24	-	ns
				6	14	-	17	-	20	-	ns
Set-up Time Data to Clock (Figure 3)	t _{SU}	-		2	70	-	90	-	105	-	ns
				4.5	14	-	18	-	21	-	ns
				6	12	-	15	-	19	-	ns
Removal Time, MR to Clock (Figure 2)	t _{REM}	-		2	60	-	75	-	90	-	ns
				4.5	12	-	15	-	18	-	ns
				6	10	-	13	-	15	-	ns
Set-Up Time S1, S0 to Clock (Figure 4)	t _{SU}	-		2	80	-	100	-	120	-	ns
				4.5	16	-	20	-	24	-	ns
				6	14	-	17	-	20	-	ns
Set-up Time DSL, DSR to Clock (Figure 4)	t _{SU}	-		2	70	-	90	-	105	-	ns
				4.5	14	-	18	-	21	-	ns
				6	12	-	15	-	18	-	ns
Hold Time S1, S0 to Clock (Figure 4)	t _H	-		2	0	-	0	-	0	-	ns
				4.5	0	-	0	-	0	-	ns
				6	0	-	0	-	0	-	ns
Hold Time Data to Clock (Figure 3)	t _H	-		2	0	-	0	-	0	-	ns
				4.5	0	-	0	-	0	-	ns
				6	0	-	0	-	0	-	ns
HCT TYPES											
Max. Clock Frequency (Figure 1)	f _{MAX}	-	4.5	27	-	22	-	18	-	MHz	
MR Pulse Width (Figure 2)	t _W	-	4.5	16	-	20	-	24	-	ns	
Clock Pulse Width (Figure 1)	t _W	-	4.5	16	-	20	-	24	-	ns	
Set-up Time, Data to Clock (Figure 3)	t _{SU}	-	4.5	14	-	18	-	21	-	ns	
Removal Time MR to Clock (Figure 2)	t _{REM}	-	4.5	12	-	15	-	18	-	ns	

CD74HC194, CD74HCT194

Prerequisite For Switching Function (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25°C		-40°C TO 85°C		-55°C TO 125°C		UNITS
				MIN	MAX	MIN	MAX	MIN	MAX	
Set-up Time S1, S0 to Clock (Figure 4)	t _{SU}	-	4.5	20	-	25	-	30	-	ns
Set-up Time DSL, DSR to Clock (Figure 4)	t _{SU}	-	4.5	14	-	18	-	21	-	ns
Hold Time S1, S0 to Clock (Figure 4)	t _H	-	4.5	0	-	0	-	0	-	ns
Hold Time Data to Clock (Figure 3)	t _H	-	4.5	0	-	0	-	0	-	ns

Switching Specifications Input t_r, t_f = 6ns

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25°C		-40°C TO 85°C		-55°C TO 125°C		UNITS
				TYP	MAX	MAX	MAX	MAX	MAX	
HC TYPES										
Propagation Delay, Clock to Output (Figure 1)	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	175	220	265	ns		
			4.5	-	35	44	53	ns		
			6	-	30	37	45	ns		
Propagation Delay, Clock to Q	t _{PLH} , t _{PHL}	-	5	14	-	-	-	-		ns
Output Transition Time (Figure 1)	t _{TLH} , t _{THL}	C _L = 50pF	2	-	75	95	110	ns		
			4.5	-	15	19	22	ns		
			6	-	13	16	19	ns		
Propagation Delay, MR to Output (Figure 2)	t _{PHL}	C _L = 50pF	2	-	140	175	210	ns		
			4.5	-	28	35	42	ns		
			6	-	24	30	36	ns		
Input Capacitance	C _{IN}	-	-	-	10	10	10	pF		
Maximum Clock Frequency	f _{MAX}	-	5	60	-	-	-		MHz	
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	-	5	55	-	-	-		pF	
HCT TYPES										
Propagation Delay, Clock to Output (Figure 1)	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	37	46	56	ns		
Propagation Delay, Clock to Q	t _{PLH} , t _{PHL}	-	5	15	-	-	-		ns	
Output Transition Times (Figure 1)	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	15	19	22	ns		
Propagation Delay, MR to Output (Figure 2)	t _{PHL}	C _L = 50pF	4.5	-	40	50	60	ns		
Input Capacitance	C _{IN}	-	-	-	10	10	10	pF		
Maximum Clock Frequency	f _{MAX}	-	5	50	-	-	-		MHz	
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	-	5	60	-	-	-		pF	

NOTES:

5. C_{PD} is used to determine the dynamic power consumption, per gate.

6. P_D = V_{CC}² f_i + Σ (C_L V_{CC}²) where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms




FIGURE 1. CLOCK PRE-REQUISITE TIMES AND PROPAGATION AND OUTPUT TRANSITION TIMES




FIGURE 2. MASTER RESET PRE-REQUISITE TIMES AND PROPAGATION DELAYS




FIGURE 3. DATA PRE-REQUISITE TIMES




FIGURE 4. PARALLEL LOAD OR SHIFT-LEFT/SHIFT-RIGHT PRE-REQUISITE TIMES

All Harris Semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

NORTH AMERICA

Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 729-4984
FAX: (407) 729-5321

EUROPE

Harris Semiconductor
Mercure Center
100, Rue de la Fusée
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.2205

ASIA

Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400

