



AFE1115

HDSL/MDSL ANALOG FRONT END WITH VCXO

FEATURES


- COMPLETE HDSL ANALOG INTERFACE
- E1, T1 AND MDSL OPERATION
- VCXO AND VCXO CONTROL CIRCUITRY
- +5V ONLY (5V or 3.3V Digital)
- SCALEABLE DATA RATE
- **300mW POWER DISSIPATION**
- 56-PIN SSOP

DESCRIPTION

Burr-Brown's Analog Front End greatly reduces the size and cost of an HDSL (High bit rate Digital Subscriber Line) system by providing all of the active analog circuitry needed to connect an HDSL digital signal processor to an external compromise hybrid and a HDSL line transformer. The transmit and receive filter responses automatically change with clock frequency—allowing the AFE1115 to operate over a range of data rates from 196kbps to 1.168Mbps.

Functionally, this unit consists of a transmit and a receive section with a VCXO (Voltage Controlled

Crystal Oscillator) control DAC and VCXO circuitry. The transmit section generates, filters, and buffers outgoing 2B1Q data. The receive section filters and digitizes the symbol data received on the telephone line. Data to the VCXO and symbol data are sent to the AFE1115 via two serial interfaces; the receive data is available as a 14-bit parallel word. This IC operates on a single 5V supply. The digital circuitry in the unit can be connected to a supply from 3.3V to 5V. It is housed in a small 56-pin SSOP package.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS


Typical at 25°C, AV_{DD} = +5V, DV_{DD} = +3.3V, f_{tx} = 584kHz (E1 rate), unless otherwise specified.

			AFE1115E]
PARAMETER	COMMENTS	MIN	TYP	MAX	UNITS
RECEIVE CHANNEL Number of Inputs Input Voltage Range Common-Mode Voltage Input Impedance All Inputs Input Capacitance Input Gain Matching Resolution Programmable Gain Settling Time for Gain Change Gain + Offset Error Output Data Coding Output Data Rate, rxSYNC(3)	Differential Balanced Differential ⁽¹⁾ Line Input vs Hybrid Input Three Gains: -3dB, 3dB, and 9dB Tested at Each Gain Range Two's Complement	2 See Ty 14 -3	±3.0 +2.5 pical Performar 10 ±2 6 5	+9	V V PF % Bits dB Symbol Period %FSR ⁽²⁾ kHz
TRANSMIT CHANNEL Transmit Clock Rate, f _{tx} T1 Transmit –3dB Point T1 Rate Power ^(4, 5) E1 Transmit –3dB Point E1 Transmit Power ^(4, 5) Pulse Output Common-Mode Voltage, V _{CM} Output Resistance ⁽⁶⁾	Symbol Rate Bellcore TA-NWT-3017 Compliant See Test Method Section ETSI RTR/TM-03036 Compliant See Test Method Section DC to 1MHz	98 13 13 See Ty	196 292 pical Performar AV _{DD} /2	584 14 14 ce Curves	kHz kHz dBm kHz dBm V
TRANSCEIVER PERFORMANCE Uncancelled Echo ⁽⁷⁾	rxGAIN = -3dB, Loopback Enabled rxGAIN = -3dB, Loopback Disabled rxGAIN = 3dB, Loopback Disabled rxGAIN = 9dB, Loopback Disabled			-67 -67 -71 -73	dB dB dB dB
VCXO PERFORMANCE VCXO Control DAC Resolution VCXO Control DAC Output VCXO Control DAC Output VCXO Performance	Positive Full Scale Output Negative Full Scale Output See VCXO Circuit and Layout Section	8	4.5 0.5		Bits V V
DIGITAL INTERFACE ⁽⁶⁾ Logic Levels V _{IH} V _{IL} V _{OH} V _{OL}	I _{IH} < 10μΑ I _{IL} < 10μΑ I _{OH} = -20μΑ I _{OL} = 20μΑ	DV _{DD} -1 -0.3 DV _{DD} -0.5		DV _{DD} +0.3 +0.8 +0.4	V V V
POWER Analog Power Supply Voltage Analog Power Supply Voltage Digital Power Supply Voltage Digital Power Supply Voltage Power Dissipation ^(4, 5, 8) Power Dissipation ^(4, 5, 8) PSRR	Specification Operating Range Specification Operating Range AV _{DD} = 5V, DV _{DD} = 3.3V, AV _{DD} = DV _{DD} = 5V	4.75 3.15	5 3.3 300 350 60	5.25 5.25	V V V W mW mW
TEMPERATURE RANGE Operating ⁽⁶⁾		-40		+85	°C

NOTES: (1) With a balanced differential signal, the positive input is 180° out of phase with the negative input, therefore the actual voltage swing about the common-mode voltage on each pin is ±1.5V to achieve a total input range of ±3.0V or 6Vp-p. (2) FSR is Full-Scale Range. (3) The output data is available at twice the symbol rate with interpolated values. (4) With a pseudo-random equiprobable sequence of HDSL pulses; 13.5dBm applied to the transformer (16.5dBm output from txLINEP and txLINEN). (5) See the Test Method section of this data sheet for more information. (6) Guaranteed by design and characterization. (7) Uncancelled Echo is a measure of the total analog errors in the transmitter and receiver sections including the effect of non-linearity and noise. See the Discussion of Specifications sections of this data sheet for more information. (8) Power dissipation includes only the power dissipated with in the component and does not include power dissipated in the external loads. See the Discussion of Specifications section for more information.



PIN CONFIGURATION



PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE
AFE1115E	56-Pin Plastic SSOP	346	-40°C to +85°C

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN DESCRIPTIONS

1	PIN#	TYPE	NAME	DESCRIPTION
2	1	Output	vcOUT	VCXO Output
3	2		vcINP	VCXO Input
5 NC Unused Pin NC Unused Pin NCLK Transmit Baud Clock (XMTLE signal) (1168kHz for E1) 7 Input Inpu		'	vcCLK	'
5 NC Unused Pin NC 7 Input bCLK Transmit Baud Clock (XMTLE signal) (1168kHz for E1) 8 Input bCATA Transmit Sarial Clock 9 Input bDATA Transmit Data Input 10 Output rDATA1 ADC Output Bit-0 11 Output rDATA2 ADC Output Bit-0 13 Output rDATA3 ADC Output Bit-2 14 Output rDATA4 ADC Output Bit-3 15 Output rDATA5 ADC Output Bit-3 16 Ground Ground GROD 17 Power Dvo Digital Ground 18 Output rDATA7A ADC Output Bit-8 20 Output rDATA7A ADC Output Bit-8 21 Output rDATA7A ADC Output Bit-9 22 Output rDATA7A ADC Output Bit-1 23 Output rDATA7A ADC Output Bit-1 24 Output rDATA7A ADC Output				
7	5			3 ** -1117 (** * * * *)
7				
9				Transmit Baud Clock (XMTLE signal) (1168kHz for E1)
9		'		, , , ,
10		'		
11		'		'
12	1 1			
13				· '
14				l '
15				,
16	1 1			l '
17				l '
18				°
19	1 1			1 9 1171
20		'		· '
21		'		· '
22				· '
23				· '
24 Output rxDATA12 ADC Output Bit-12 rxDATA13 ADC Output Bit-12 rxDATA13 ADC Output Bit-12 rxDATA13 ADC Output Bit-13 (DV _{DD} may be connected for pinout compatibility with AFE1105) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Output Bit-13 (DV _{DD} may be connected for pinout compatibility with AFE1105) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Sync Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Sync Signal (392kHz for T1, 584kHz for E1) ADC Sync Sync Sync Sync Sync Sync Sync Sync				l '
25				l '
26				l '
27		'		l '
28				1 , 25 ,
Input		'		
Input Power AV_DD Analog Supply (+5V)				
31				
32		'		1 ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
33				• ''''
34		· ·		
35		'		l ' '
36Ground 37AGND Ground AGNDAnalog Ground Analog Ground38Output 40vrREFP Vomut VrREFNPositive Reference Output Common-mode Voltage (buffered)41Power 42AV_DD Ground AGNDAnalog Supply (+5V) Analog Supply (+5V)42Ground 43AGND Output 44Negative Line Output Analog Supply (+5V)44Power 45AV_DD Analog Supply (+5V)45Output 46txLINE+ Ground AGNDPositive Line Output Analog Ground47Output 47vcDAC VCXO Control48Ground 49Ground AGNDAnalog Ground AGND PLL Ground50Power 50AV_DD PowerPLL Ground PLL Supply PLL Filter Output51Output 52InputPLL_OUT PLL_N VCATCHPLL Filter Input VCXO Control Data53Input VCATCH VCSCLKVCXO Control Data VCXO Control Serial Clock		'		l • '
37GroundAGNDAnalog Ground38OutputvrREFPPositive Reference Output39OutputV _{CM} Common-mode Voltage (buffered)40OutputvrREFNNegative Reference Output41PowerAV _{DD} Analog Supply (+5V)42GroundAGNDAnalog Ground43OutputtxLINE-Negative Line Output44PowerAV _{DD} Analog Supply (+5V)45OutputtxLINE+Positive Line Output46GroundAGNDAnalog Ground47OutputvcDACVCXO Control48GroundAGNDAnalog Ground49GroundAGNDPLL Ground50PowerAV _{DD} PLL Supply51OutputPLL-OUTPLL Supply52InputPLL-OUTPLL Filter Input53InputvcLATCHVCXO Control Latch Enable54InputvcDATAVCXO Control Data55InputvcSCLKVCXO Control Serial Clock		'		l '
38 Output vrREFP Positive Reference Output 39 Output V _{CM} Common-mode Voltage (buffered) 40 Output vrREFN Negative Reference Output 41 Power AV _{DD} Analog Supply (+5V) 42 Ground AGND Analog Ground 43 Output txLINE- Negative Line Output 44 Power AV _{DD} Analog Supply (+5V) 45 Output txLINE+ Positive Line Output 46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Data 55 Input vcDATA VCXO Control Data 56 Input vcDATA VCXO Control Data 57 VCXO Control Data				
39 Output V _{CM} Common-mode Voltage (buffered) 40 Output vrREFN Negative Reference Output 41 Power AV _{DD} Analog Supply (+5V) 42 Ground AGND Analog Ground 43 Output txLINE- Negative Line Output 44 Power AV _{DD} Analog Supply (+5V) 45 Output txLINE+ Positive Line Output 46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{IN} PLL Filter Output 52 Input VcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input VcSCLK VCXO Control Data				l •
40 Output vrREFN Negative Reference Output 41 Power AV _{DD} Analog Supply (+5V) 42 Ground AGND Analog Ground 43 Output txLINE- Negative Line Output 44 Power AV _{DD} Analog Supply (+5V) 45 Output txLINE+ Positive Line Output 46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLLOUT PLL Filter Output 52 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				· '
41 Power AV _{DD} Analog Supply (+5V) 42 Ground AGND Analog Ground 43 Output txLINE- Negative Line Output 44 Power AV _{DD} Analog Supply (+5V) 45 Output txLINE+ Positive Line Output 46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLLOUT PLL Filter Output 52 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				l ' '
42 Ground AGND Analog Ground 43 Output txLINE- Negative Line Output 44 Power AV _{DD} Analog Supply (+5V) 45 Output txLINE+ Positive Line Output 46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				• ·
43 Output txLINE- Negative Line Output 44 Power AV _{DD} Analog Supply (+5V) 45 Output txLINE+ Positive Line Output 46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				•
44 Power AV _{DD} Analog Supply (+5V) 45 Output txLINE+ Positive Line Output 46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				l •
45 Output txLINE+ Positive Line Output 46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL-OUT PLL Filter Output 52 Input PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				• · · · · · · · · · · · · · · · · · ·
46 Ground AGND Analog Ground 47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				•
47 Output vcDAC VCXO Control 48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				
48 Ground AGND Analog Ground 49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL, PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				l •
49 Ground AGND PLL Ground 50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				
50 Power AV _{DD} PLL Supply 51 Output PLL _{OUT} PLL Filter Output 52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				
51 Output PLLOUT PLL Filter Output 52 Input PLLIN PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock				
52 Input PLL _{IN} PLL Filter Input 53 Input vcLATCH VCXO Control Latch Enable 54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock		Power		PLL Supply
52		Output	PLL _{OUT}	PLL Filter Output
54 Input vcDATA VCXO Control Data 55 Input vcSCLK VCXO Control Serial Clock	52	Input	PLL _{IN}	PLL Filter Input
55 Input vcSCLK VCXO Control Serial Clock	53	Input	vcLATCH	VCXO Control Latch Enable
	54	Input	vcDATA	VCXO Control Data
I as I as a I assume I assume a	55	Input	vcSCLK	VCXO Control Serial Clock
56 Ground DGND Digital Ground	56	Ground	DGND	Digital Ground


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




TYPICAL PERFORMANCE CURVES

At Output of Pulse Transformer


The curves shown below are measured at the line output of the HDSL transformer. Typical at 25° C, $AV_{DD} = +5$ V, $DV_{DD} = +3.3$ V, unless otherwise specified.



CURVE 1. Upper Bound of Power Spectral Density Measured at Output of HDSL Transformer.



CURVE 2. Transmitted Pulse Template and Actual Performance as Measured at Transformer Output.



CURVE 3. Input Impedance of rxLINE and rxHYB.

THEORY OF OPERATION

The transmit channel consists of a switched-capacitor pulse forming network followed by a differential line driver. The pulse forming network receives symbol data through a serial interface and generates a standard 2B1Q output waveform. The output meets the pulse mask and power spectral density requirements defined in European Telecommunications Standards Institute document RTR/TM-03036 for E1 mode and in sections 6.2.1 and 6.2.2.1 of Bellcore technical advisory TA-NWT-001210 for T1 mode. The differential line driver uses a composite output stage combining class B operation (for high efficiency driving large signals) with class AB operation (to minimize crossover distortion).

The receive channel is designed around a fourth-order delta sigma A/D converter. It includes a difference amplifier designed to be used with an external compromise hybrid for first order analog echo cancellation. A programmable gain amplifier with gains of –3dB to +9dB is also included. The delta sigma modulator operating at a 24X oversampling ratio produces a parallel 14-bit output at symbol rates up to 584kHz. The basic functionality of the AFE1115 is illustrated in Figure 1 shown below.

The receive channel operates by summing the two differential inputs, one from the line (rxLINE) and the other from the compromise hybrid (rxHYB). These two inputs are connected so that the hybrid signal is subtracted from the line signal. This connection is described in the paragraph titled "Echo Cancellation in the AFE". The equivalent gain for each input in the difference amp is one. The resulting signal then passes to a programmable gain amplifier which can be set for gains of –3dB through +9dB. The ADC converts the signal to a 14-bit digital word, rxD13-rxD0.

An independent VCXO control DAC and VCXO circuitry is also included on the chip. This VCXO is designed to be used

in remote units for clock recovery. The VCXO is formed with the on-board circuitry plus external crystal and varactor diodes. The VCXO control DAC receives control data through a serial interface which sets a voltage level at the output of the DAC. The DAC output controls the frequency of the VCXO. To achieve specified analog performance when using the VCXO, the crystal frequency of the VCXO must be 48x the baud rate.

rxLOOP INPUT

rxLOOP is the loopback control signal. When enabled, the rxLINE+ and rxLINE- inputs are disconnected from the AFE. The rxHYB+ and rxHYB- inputs remain connected. Loopback is enabled by applying a positive signal (Logic 1) to rxLOOP.

ECHO CANCELLATION IN THE AFE

The rxHYB input is designed to be subtracted from the rxLINE input for first order echo cancellation. To accomplish this, note that the rxLINE input is connected to the same polarity signal at the transformer (positive to positive and negative to negative) while the rxHYB input is connected to opposite polarity through the compromise hybrid (negative to positive and positive to negative) as shown in Figure 2.

RECEIVE DATA CODING

The data from the receive channel A/D converter is coded in two's complement.

ANALOG INPUT	OUTPUT CODE (rxDATA)
Positive Full Scale	011111111111
Mid Scale	000000000000
Negative Full Scale	100000000000




FIGURE 1. Functional Block Diagram of AFE1115 Circuit.






FIGURE 2. Basic Connection Diagram.

RECEIVE CHANNEL PROGRAMMABLE GAIN AMPLIFIER

The gain of the amplifier at the input of the Receive Channel is set by two gain control pins, rxGAIN1 and rxGAIN0. The resulting gain between -3dB and +9dB is shown below.

rxGAIN1	rxGAIN0	GAIN
0	0	–3dB
0	1	+3dB
1	0	+9dB

SCALEABLE DATA RATE

The AFE1115 scales operation with the clock frequency. All internal filters and the pulse former change frequency with the clock speed so that the unit can be used at different frequencies just by changing the clock speed.

rxHYB AND rxLINE INPUT ANTI-ALIASING FILTERS

An external input anti-aliasing filter is needed on the hybrid and line inputs as shown in the Basic Connection Diagram above. The –3dB frequency of the input anti-aliasing filter for the rxLINE and rxHYB differential inputs should be approximately 1MHz for E1 and T1 symbol rates. Suggested values for the filter are 750 Ω for each of the two input resistors and 100pF for the capacitor. Together the two 750 Ω resistors and the 100pF capacitor result in a 3dB frequency of just over 1MHz. The 750 Ω input resistors will result in a minimal voltage divider loss with the input impedance of the AFE1115.

For speed less than E1, the anti-aliasing filters will give best performance with 3dB frequency approximately equal to two times the symbol rate. For instance, a 3dB frequency of 400kHz may be used for a single line symbol rate of 196k symbols per second.

REPORT OF THE PROOF OF THE PRO

The AFE1115 will meet specifications with the application circuit shown in the Basic Connection Diagram (Figure 2) above. However, slightly improved performance may be obtained with the Hybrid input (rxHYB) and the Line input (rxLINE) set to a common mode voltage of 1.5V. The negative reference output pin (vrREFN, pin 40) provides a good 1.5V level to use to set the common-mode voltage. The circuit shown in Figure 3 can be used to set the common-mode voltage of the Line input to 1.5V.

A similar circuit can be used to set the Hybrid input to 1.5V. Another option for the Hybrid input is to design the external compromise hybrid so that the signal into the rsHYB inputs is centered at 1.5V. If the compromise hybrid circuit is AC coupled to the rxHYB inputs, an external pull-up resistor to vrREFN may be needed to center the input at 1.5V.




FIGURE 3. Optional rxLINE Input Common-mode Voltage Control.




FIGURE 4. Timing Diagram.



TRANSMIT SYMBOL DATA

During each symbol period transmit symbol data are sent to the AFE1115 in serial format through the txDATA input pin. A 16 bit word is sent to the AFE1115 to determine the symbol that is transmitted by the AFE1115. The symbol data is contained in the first three bits of the data, the remaining 13 bits of the 16 bit word are ignored.

The most significant bit (MSB) is the transmit enable bit. When the MSB is a logic 0, a zero symbol only is transmitted regardless of the state of the other two bits. When the MSB is a logic 1, bits 2 and 3 determine the symbol transmitted as shown in the table below.

MSB - BIT 1	BIT 2	BIT 3	2B1Q SYMBOL
0	Х	Х	0
1	1	1	+3
1	1	0	+1
1	0	1	-1
1	0	0	-3

TABLE I. Transmit Symbol Data (txDATA). X = Don't Care.

VCXO CONTROL D/A CONVERTER DATA

During each symbol period VCXO control D/A converter data is sent to the AFE1115 in serial format through the vcDATA input pin. A 16 bit word is sent to the AFE1115 to determine the output of the VCXO control D/A converter. The VCXO control D/A converter is connected to the VCXO circuit to control the VCXO frequency. The D/A converter input is contained in the first eight bits of the data, the remaining eight bits of the 16 bit word are ignored.

INPUT CODE (vcDATA) MSB	ANALOG OUTPUT
01111111XXXXXXXX	Negative Full Scale (+0.5V)
00000000XXXXXXXX	Mid Scale (+2.5V)
10000000XXXXXXXX	Positive Full Scale (+4.5V)

TABLE II. VCXO Control DAC Output. X = Don't Care.




FIGURE 5. Receive Timing Diagram.

PARAMETER	DESCRIPTION	MIN	TYP	MAX	VALUE
t ₁₀	rxSYNC Pulse Width	T/24			
t ₁₁	Delay of rxSYNC from rising edge of txCLK, n = 0 to 47	nT/48 – T/96		nT/48 + T/96	
t ₁₂	Nominal Time at Which rxDATA Changes from Data 1 to Data 1a		(n + 1.5) T/48		
t ₁₃	Nominal Time at Which rxDATA Changes from Data 1a to Data 2		(n + 25.5) T/48		
t ₁₄	Uncertainty of t12 and t13			20	ns
t ₁₅	txCLK Pulse Width	T/16		15T/16	
t ₁₆	Symbol Period, T	1.7		10.2	μs

TABLE III. Receive Timing (n = Delay Increments from txCLK).



RECEIVE TIMING

The rxSYNC signal controls portions of the A/D converter's decimation filter and the data output timing of the A/D converter. It is generated at the symbol rate by the user and must be synchronized with txCLK. The leading edge of rxSYNC can occur at the leading edge of txCLK or it can be shifted by the user in increments of 1/48 of a symbol period to one of 47 discrete delay times after the leading edge of txCLK.

The bandwidth of the A/D converter decimation filter is equal to one half of the symbol rate. The A/D converter data output rate is 2X the symbol rate. The specifications of the AFE1115 assume that one A/D converter output is used per symbol period and the other output is ignored. The Receive Timing Diagram above suggests using the rxSYNC pulse to read the first data output in a symbol period. Either data output may be used. Both data outputs may be used for more flexible post-processing.

DISCUSSION OF SPECIFICATIONS

UNCANCELLED ECHO

The key measure of transceiver performance is uncancelled echo. This measurement is made as shown in the diagram of Figure 6 and the measurement is made as follows. The AFE is connected to an output circuit including a typical 1:2.3 line transformer. The line is simulated by a 135Ω resistor.

Symbol sequences are generated by the tester and applied both to the AFE and to the input of an adaptive filter. The output of the adaptive filter is subtracted from the AFE output to form the uncancelled echo signal. Once the filter taps have converged, the RMS value of the uncancelled echo is calculated. Since there is no far-end signal source or additive line noise, the uncancelled echo contains only noise and linearity errors generated in the transmitter and receiver.

The data sheet value for uncancelled echo is the ratio of the RMS uncancelled echo (referred to the receiver input through the receiver gain) to the nominal transmitted signal (13.5dBm into 135Ω , or 1.74Vrms). This echo value is measured under a variety of conditions: with loopback enabled (line input disabled); with loopback disabled under all receiver gain ranges; and with the line shorted (S_1 closed in Figure 6).

POWER DISSIPATION

Approximately 75% of the power dissipation in the AFE1115 is in the analog circuitry, and this component does not change with clock frequency. However, the power dissipation in the digital circuitry does decrease with lower clock frequency. In addition, the power dissipation in the digital section is decreased with operation from a smaller supply voltage, such as 3.3V. (The analog supply, must remain in the range 4.75V to 5.25V.)

The power dissipation listed in the specifications section applies under these normal operating conditions: 5V Analog Power Supply; 3.3V Digital Power Supply; E1 baud rate;




FIGURE 6. Uncancelled Echo Test Diagram.



13.5dBm delivered to the line; and a pseudo-random equiprobable sequence of HDSL pulses. The power dissipation specifications includes all power dissipated in the AFE1115, it does not include power dissipated in the external

The external power is 16.5dBm, 13.5dBm to the line and 13.5dBm to the impedance matching resistors. The external load power of 16.5dBm is 45mW. The typical power dissipation in the AFE1115 under various conditions is shown in

BIT RATE PER AFE1115 (Symbols/sec)	DVDD (V)	TYPICAL POWER DISSIPATION IN THE AFE1115 (mW)
1168 (E1)	3.3	300
1168 (E1)	5	350
784 (T1)	3.3	290
784 (T1)	5	330
292 (1/4 E1)	3.3	280
292 (1/4 E1)	5	300

TABLE IV. Typical Power Dissipation.

Table IV.

LAYOUT

The analog front end of an HDSL system has a number of conflicting requirements. It must accept and deliver digital outputs at fairly high rates of speed, generate a VCXO clock, phase-lock to a high-speed digital clock, and convert the line input to a high-precision (14-bit) digital output. Thus, there are really four sections of the AFE1115: the digital section, the phase-locked loop, the VCXO and the analog section.

DIGITAL LAYOUT

The power supply for the digital section of the AFE1115 can range from 3.3V to 5V. This supply should be decoupled to digital ground with a ceramic $0.1\mu F$ capacitor placed as close as possible to digital ground (DGND, pin 16) and digital power (DV_{DD}, pin 17). Ideally, both a digital power supply plane and a digital ground plane should run to and underneath the digital pins of the AFE1115 (pins 7 through 30). However, DV_{DD} may be supplied by a wide printed circuit board trance. A digital ground plane underneath all digital pins is strongly recommended. The VCXO circuit needs special attention for layout. There is a portion of the external VCXO circuitry which needs to be as far away as possible from a ground or power plane or other traces. See the discussion below in the section titled VCXO Circuit and Layout.

ANALOG LAYOUT

The phase-locked loop is powered from AV_{DD} (pin 50) and its ground is referenced to AGND (pin 49). Note that AV_{DD} must be in the 4.75V to 5.25V range. This portion of the AFE1115 should be decoupled with both $10\mu F$ Tantalum capacitor and a $0.1\mu F$ ceramic capacitor. The ceramic capacitor should be placed as close to the AFE1115 as pos-

sible. The placement of the Tantalum capacitor is not as critical, but should be close to the pin. In each case, the capacitor should be connected between AV_{DD} and AGND (pins 49 and 50). The capacitors should be placed in quiet analog areas rather than noisy digital areas.

In most systems, it will be natural to derive AV_{DD} for the phase-locked loop (PLL) from the AV_{DD} supply. A 5Ω to 10Ω resistor should be used to connect PLL AV_{DD} (pin 49) to the analog supply. This resistor in combination with the $10\mu F$ capacitor form a lowpass filter—keeping glitches on the analog supply from affecting the phase locked loop. Ideally, the phase-locked loop power supply would originate from the analog supply (via the 5Ω to 10Ω resistor) near the power connector for the printed circuit board. Likewise, the PLL ground should connect to a large PCB trace or small ground plane which returns to the power supply connector underneath the PLL AV_{DD} supply path. The PLL "ground plane" should also extend underneath PLL_{IN} and PLL_{OUT} (pins 51 and 52).

The remaining portion of the AFE1115 should be considered analog. The four non-PLL AGND pins (pins 36, 37, 42, and 46) should be connected directly to a common analog ground plane and all non-PLL AV_{DD} pins should be connected to an analog 5V power plane. Both of these planes should have a low impedance path to the power supply.

Ideally, all ground planes and traces and all power planes and traces should return to the power supply connector before being connected together (if necessary). Each ground and power pair should be routed over each other, should not overlap any portion of another pair, and the pairs should be separated by a distance of at least 0.25 inch (6mm). One exception is that the digital and analog ground planes should be connected together underneath the AFE1115 by a small trace.

VCXO CIRCUIT AND LAYOUT

The VCXO circuitry is shown in Figure 7. The basic VCXO circuit consists of on-chip control DAC, amplifiers, Schmidt triggers, and clock buffer along with an external crystal and varactor diodes. The control DAC output (vcDAC) varies the capacitance of the varactor diodes (D1 and D2), which controls the frequency at which the crystal circuit oscillates. The buffered clock output is available at pin 3, VCXO Clock Output.

Important Note: To achieve specified analog performance when using VCXO, the crystal frequency of the VCXO must be 48x the baud rate. In addition, the txCLK and the rxSYNC control signals must be derived from the VCXO clock so that the edges of the control signal are synchronized with the 48x crystal frequency. If these recommendations are followed, the key internal analog decisions are made at the time of minimum noise. As an example, for an E1 rate of 1168kbps, the symbol rate is 584k symbols per second. In this case the VCXO crystal frequency should be 48 x 584k = 28.032MHz. Likewise, for T1, the crystal frequency should be 18.816MHz.



The performance of the VCXO is critically dependent on the external components and printed circuit board layout that is used. The varactor diodes and the crystal are particularly important components.

The printed circuit board layout containing the two varactor diodes, D1 and D2, in the VCXO external circuitry is critical to the performance of the VCXO. In particular, the two connection points of the varactor diodes shown in the Figure 7 must have very low parasitic capacitance to ground to achieve the best tuning range possible. To achieve lowest parasitic capacitance to ground, there must be no ground plane or other PCB traces near these two points. Ground planes and other traces should be kept 1 cm away from these two points where possible.

Figure 8 shows an example of a printed circuit board layout of the sensitive VCXO circuitry for the circuit shown in Figure 7. There should be no ground planes, power planes or other traces in the white area indicated around the two sensitive points. The balance of the circuit board should be covered by ground planes where possible. With the circuit shown in Figure 7, these typical specifications were achieved.

Pull Range at 20MHz	±125ppm
Frequency Range of Crystal that can be used	10MHz to 28MHz
Crystal Frequency	48x baud rate




FIGURE 7. VCXO Circuitry.




FIGURE 8. VCXO Circuit Layout, Approximately Two Times Actual Size.







ti.com 14-Oct-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
AFE1115E-1/1K	OBSOLETE	SSOP	DL	56	TBD	Call TI	Call TI
AFE1115E-1/1KG4	OBSOLETE	SSOP	DL	56	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated