

Single Supply, Low Power, Triple Video Amplifier

AD8013

FEATURES

Three Video Amplifiers in One Package Drives Large Capacitive Load Excellent Video Specifications (R_L = 150 Ω) Gain Flatness 0.1 dB to 60 MHz 0.02% Differential Gain Error 0.06° Differential Phase Error

Low Power

Operates on Single +5 V to +13 V Power Supplies 4 mA/Amplifier Max Power Supply Current

High Speed

140 MHz Unity Gain Bandwidth (3 dB)
Fast Settling Time of 18 ns (0.1%)
1000 V/μs Slew Rate
High Speed Disable Function per Channel
Turn-Off Time 30 ns
Easy to Use


95 m A Short Circuit Current
Output Swing to Within 1 V of Rails

APPLICATIONS
LCD Displays
Video Line Driver
Broadcast and Professional Video
Computer Video Plug-In Boards
Consumer Video

RGB Amplifier in Component Systems

PRODUCT DESCRIPTION

The AD 8013 is a low power, single supply, triple video am pliffer. Each of the three am pliffers has 30 m A of output current, and is optimized for driving one back term inated video bad (150 Ω) each. Each am pliffer is a current feedback am pliffer and features gain flatness of 0.1 dB to 60 MHz while offering




Fine-Scale Gain Flatness vs. Frequency, G = +2, $R_L = 150 \Omega$

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

PIN CONFIGURATION


14-Pin DIP & SOIC Package



differential gain and phase error of 0.02% and 0.06° . This makes the AD 8013 ideal for broadcast and professional video electron ics.

The AD 8013 offers low power of 4 m A per am pliffer max and runs on a single +5 V to +13 V power supply. The outputs of each am pliffer swing to within one volt of either supply rail to easily accomm odate video signals. The AD 8013 is unique am ong current feedback op amps by virtue of its large capacitive bad drive. Each op amp is capable of driving large capacitive bads while still achieving rapid settling time. For instance it can settle in 18 ns driving a resistive bad, and achieves 40 ns (0.1%) settling while driving 200 pF.

The outstanding bandwidth of 140 MHz along with 1000 V μs of slew rate make the AD 8013 useful in many general purpose high speed applications where a single +5 V or dual power supplies up to ± 6.5 V are required. Furtherm one the AD 8013's high speed disable function can be used to power down the am pliffier or to put the output in a high in pedance state. This can then be used in video multiplexing applications. The AD 8013 is available in the industrial tem perature range of -40°C to $+85^{\circ}\text{C}$.



Channel Switching Characteristics for a 3:1 Mux

@ Analog Devices, Inc., 1995

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD8013—SPECIFICATIONS (@ $T_A = +25$ °C, $R_{LDAD} = 150 \Omega$, unless otherwise noted)

M odel	Conditions	V _s	Min	D 8013A Typ	Max	Units
		- 5		. 16		-
DYNAMIC PERFORMANCE	N P 11 0 10	. 5 77	100	105		3.6.17
Bandwidth (3 dB)	No Peaking, $G = +2$	+5 V	100	125		MHz
	No Peaking, $G = +2$	±5 V	110	140		MHz
Bandwidth (0.1 dB)	No Peaking, $G = +2$	+5 V		50		MHz
	No Peaking, $G = +2$	±5 V		60		МНz
Slew Rate	2 V Step	+5 V		400		V/μs
	6 V Step	±5 V	600	1000		V µs
Settling T im e to 0.1%	0 V to +2 V	±5 V		18		ns
-	$4.5 \text{ V Step, C}_{LOAD} = 200 \text{ pF}$	±6 V		40		ns
	$R_{LOAD} > 1 k\Omega, R_{FB} = 4 k\Omega$					
NO ISE /H ARM ON IC PERFORM ANCE						
	E EMILED 11-	⊥ □ ₹₹		7.0		-170
Total Ham onic Distortion	$f_{\rm C} = 5 \mathrm{M} \mathrm{Hz}, R_{\rm L} = 1 \mathrm{k}$	±5 V		-76		dBc
	$f_{\rm c} = 5$ M H z, $R_{\rm L} = 150$ Ω	±5 V		-66		dBc
Input V oltage N oise	f=10 kH z	+5 V,±5 V		3.5		nV √Hz
Input Current Noise	$f=10 \text{ kH z } (-I_{IN})$	+5 V,±5 V		12		pA √Hz
Differential Gain (R $_{ t L}$ = 150 Ω)	f = 3.58 M H z, G = +2	+5 V ¹		0.05		ક
		±5 V		0.02	0.05	용
Differential Phase (R $_{ extsf{L}}=150~\Omega$)	f = 3.58 M H z, G = +2	+5 V ¹		0.06		D egrees
		±5 V		0.06	0.12	D egrees
DC PERFORM ANCE						
Input Offiset Voltage	T _{M IN} to T _{M AX}	+5 V,±5 V		2	5	m V
O ffæt D rift	I M IN SO I M AX	13 7, 23 7		7	J	μV /°C
		1 5 77 4 5 77		2	1.0	
Input Bias Current (-)		+5 V,±5 V			10	μA
Input Bias Current (+)	$T_{M \text{ IN}}$ to $T_{M \text{ AX}}$	+5 V,±5 V	25.0	3	15	μA
0 pen-Loop Transresistance		+5 V	650	800		kΩ
	$T_{M IN}$ to $T_{M AX}$		550			kΩ
		±5 V	800 k			Ω
	T _{M IN} to T _{M AX}			650		kΩ
IN PUT CHARACTER ISTICS						
Input Resistance	+ Input	±5 V		200		kΩ
	-Input	±5 V		150		Ω
Input C apacitance		±5 V		2		pF
Input Common-Mode Voltage Range		±5 V		3.8		±V
		+5 V	1.2		3.8	+V
Common-ModeRejectionRatio						
Input Offset Voltage		+5 V	52	56		dB
Input Offset Voltage		±5 V	52	56		dB
-Input C urrent		+5 V,±5 V		0.2	0.4	μA /V
+ Input C unrent		+5 V,±5 V		5	7	μAΛ
						<u> </u>
OUTPUT CHARACTERISTICS						
Output Voltage Swing						
$R_{L} = 1 k\Omega$	V _{ol} -V _{ee}			8.0	1.0	V
	V _{CC} -V _{OH}			8.0	1.0	V
$R_L = 150 \Omega$	V _{OL} -V _{EE}			1.1	1.3	V
	V _{CC} -V _{OH}			1.1	1.3	V
0 utput C unrent		+5 V		30		m A
		±5 V	25	30		m A
Short-Circuit Current		±5 V		95		m A
Capacitive Load Drive		±5 V		1000		pF
M ATCH ING CHARACTERISTICS						
D ynam ic						
C rosstalk	G = +2, f = 5 M H z	+5 V,±5 V		70		dB
	I					
G ain Flatness M atch	f= 20 M H z	±5 V		0.1		dB
D C				0.0		
Input Offset Voltage -Input Bias Cument		+5 V,±5 V		0.3		m V
In part D in a Caramon +	i	+5 V,±5 V	1	1.0		μA

-2-

M odel			AD 8013A			
	Conditions	V _s	Min	Тур	Max	Units
POW ER SUPPLY						
O perating Range	Single Supply D ual Supply		+4.2 ±2.1		+13 ±6.5	V V
Quiescent Cument⁄Amplifier		+5 V ±5 V ±6.5 V		3.0 3.4 3.5	3 .5 4 .0	m A m A m A
Quiescent Current/Amplifier	PowerD own	+5 V ±5 V		0.25 0.3	0.35 0.4	m A m A
Power Supply Rejection Ratio Input Offiset Voltage -Input Cument + Input Cument	$V_s = \pm 2.5 \text{ V to } \pm 5 \text{ V}$	+5 V,±5 V +5 V,±5 V	70	76 0.03 0.07	0.2 1.0	dB µA /V µA /V
D ISABLE CHARACTERISTICS Off Isolation OffOutput Impedance Tum-On Time Tum-OffTime	f= 6 M H z G = +1	+5 V,±5 V +5 V,±5 V		-70 12 50 30		dB pF ns ns
Switching Threshold		$-V_S + xV$	1.3	1.6	1.9	V

NOTES

ABSOLUTE MAXIMUM RATINGS1

M axim um Lower of (+12 V from $-V_s$) or (+V_s) M in im um H igher of (-12.5 V from $+V_s$) or (-V_s) O utput Short C ircuit D uration

N and R Package-65°C to +125°C 0 perating Tem perature Range

AD 8013A-40°C to $+85^{\circ}$ C Lead T em perature Range (Soldering 10 sec)+300°C

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

14-P in Plastic D IP Package: $\theta_{\text{JA}} = 75^{\circ}\text{C}$ /W att

14-Pin SOIC Package: $\theta_{J\!A}$ = 120°C /W att

ORDERING GUIDE


M odel	Temperature Range	Package Description	Package Options	
AD 8013AN	-40°C to +85°C	14-P in Plastic D IP	N -14	
AD 8013AR-14	-40°C to +85°C	14-Pin Plastic SOIC	R-14	
AD 8013AR-14-REEL	-40°C to +85°C	14-Pin Plastic SOIC	R-14	
AD 8013AR-14-REEL7		14-Pin Plastic SO IC	R-14	
AD 8013ACH IPS	-40°C to +85°C	Die Form		

Maximum Power Dissipation

Them axim um power that can be safely dissipated by the AD 8013 is limited by the associated rise in junction temperature. The maxim um safe junction temperature for the plastic encapsulated parts is determined by the glass transition temperature of the plastic, about $150^{\rm o}$ C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of $175^{\rm o}$ C for an extended period can result in device failure.

While the AD 8013 is internally short circuit protected, this may not be enough to guarantee that the maximum junction temperature is not exceeded under all conditions. To ensure proper operation, it is important to observe the derating curves.

It must also be noted that in (noninverting) gain configurations (with low values of gain resistor), a high level of input overdrive can result in a large input error current, which may result in a significant power dissipation in the input stage. This power must be included when computing the junction temperature rise due to total internal power.




Maximum Power Dissipation vs. Ambient Temperature

 $^{^{1}}$ The test circuit for differential gain and phase measurements on a +5 V supply is accoupled. Specifications subject to change without notice.

²Specification is for device in free air:

METALIZATION PHOTO


C ontact factory for latest dim ensions. D im ensions shown in inches and (mm).




CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 8013 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.










Figure 2. Output Voltage Swing vs. Supply Voltage




Figure 3. Output Voltage Swing vs. Load Resistance




Figure 4. Total Supply Current vs. Junction Temperature




Figure 5. Supply Current vs. Supply Voltage




Figure 6. Input Bias Current vs. Junction Temperature




Figure 7. Input Offset Voltage vs. Junction Temperature




Figure 8. Short Circuit Current vs. Junction Temperature

REV. A _5_




Figure 9. Closed-Loop Output Resistance vs. Frequency




Figure 10. Output Resistance vs. Frequency, Disabled State




Figure 11. Input Current and Voltage Noise vs. Frequency




Figure 12. Common-Mode Rejection vs. Frequency




Figure 13. Power Supply Rejection Ratio vs. Frequency




Figure 14. Open-Loop Transimpedance vs. Frequency (Relative to 1 Ω)

REV. A

-6-




Figure 15. Harmonic Distortion vs. Frequency




Figure 16. Slew Rate vs. Output Step Size




Figure 17. Large Signal Pulse Response, Gain = +1, $(R_F = 2 \text{ k}\Omega, R_L = 150 \Omega, V_S = \pm 5 \text{ V})$




Figure 18. Closed-Loop Gain and Phase vs. Frequency, G=+1, $R_L=150\,\Omega$




Figure 19. Maximum Slew Rate vs. Supply Voltage




Figure 20. Small Signal Pulse Response, Gain = +1, $(R_F = 2 k\Omega, R_L = 150 \Omega, V_S = \pm 5 V)$

REV. A __7_




Figure 21. Large Signal Pulse Response, Gain = +10, $R_F = 301~\Omega,~R_L = 150~\Omega,~V_S = \pm 5~V)$




Figure 22. Closed-Loop Gain and Phase vs. Frequency, G = +10, $R_{\rm I}$ = 150 Ω




Figure 23. Small Signal Pulse Response, Gain = +10, $(R_F = 301~\Omega,~R_L = 150~\Omega,~V_S = \pm 5~V)$




Figure 24. Large Signal Pulse Response, Gain = –1, $(R_F=698~\Omega,~R_L=150~\Omega,~V_S=\pm5~V)$




Figure 25. Closed-Loop Gain and Phase vs. Frequency, G = -1, $R_L = 150~\Omega$




Figure 26. Small Signal Pulse Response, Gain = –1, $(R_F=698~\Omega,~R_L=150~\Omega,~V_S=\pm5~V)$

-8-




Figure 27. Closed-Loop Gain and Phase vs. Frequency, G = -10, $R_L = 150~\Omega$

General

The AD 8013 is a wide bandwidth, triple video am plifier that offers a high level of perform ance on less than 4.0 m A per am plifier of quiescent supply current. The AD 8013 uses a proprietary enhancement of a conventional current feedback architecture, and achieves bandwidth in excess of 200 M H z with low differential gain and phase errors, making it an extremely efficient video amplifier.

The AD 8013's wide phase margin coupled with a high output short circuit current make it an excellent choice when driving any capacitive load. High open-loop gain and low inverting input bias current enable it to be used with large values of feedback resistor with very low closed-loop gain errors.

It is designed to offer outstanding functionality and perform ance at closed-bop inverting or noninverting gains of one or greater.

Choice of Feedback & Gain Resistors

Because it is a current feedback am plifier, the closed-loop bandwidth of the AD 8013 m ay be custom ized using different values of the feedback resistor. Table I shows typical bandwidths at different supply voltages for some useful closed-loop gains when driving a load of 150 Ω .

The choice of feedback resistor is not critical unless it is in portant to maintain the widest, flattest frequency response. The resistors recommended in the table are those (chip resistors) that will result in the widest 0.1 dB bandwidth without peaking. In applications requiring the best control of bandwidth, 1% resistors are adequate. Package parasitics vary between the 14-pin plastic DIP and the 14-pin plastic SOIC, and may result in a slight difference in the value of the feedback resistor used to achieve the optimum dynamic performance. Resistor values and widest bandwidth figures are shown in parenthesis for the SOIC where they differ from those of the DIP. Wider bandwidths than those in the table can be attained by reducing the magnitude of the feedback resistor (at the expense of increased peaking), while peaking can be reduced by increasing the magnitude of the feedback resistor.

Increasing the feedback resistor is especially useful when driving large capacitive loads as it will increase the phase margin of the closed-loop circuit. (Refer to the section on driving capacitive loads form ore information.)

To estim ate the -3 dB bandwidth for closed-loop gains of 2 or greater, for feedback resistors not listed in the following table, the following single pole model for the AD 8013 m ay be used:

$$ACL \simeq \frac{G}{1 + SC_T (R_F + Gn rin)}$$

where:

 $C_{\mathcal{I}}$ = transcapacitance \cong 1 pF

 R_F = feedback resistor

G = ideal closed loop gain

$$Gn = \left(1 + \frac{R_F}{R_G}\right) = \text{noise gain}$$

 \emph{rin} = inverting input resistance \cong 150 Ω

ACL = closed loop gain

The -3 dB bandwidth is determined from this model as:

$$f_3 \simeq \frac{1}{2 \pi G_T (R_F + Gn rin)}$$

This model will predict –3 dB bandw idth to within about 10% to 15% of the correct value when the load is 150 Ω and $V_{\rm S}=\pm5$ V . For lower supply voltages there will be a slight decrease in bandwidth . The model is not accurate enough to predict either the phase behavior or the frequency response peaking of the AD 8013 .

It should be noted that the bandw idth is affected by attenuation due to the finite input resistance. Also, the open-loop output resistance of about 12 Ω reduces the bandw idth som ewhat when driving load resistors less than about 250 Ω . (Bandw idths will be about 10% greater for load resistances above a few hundred ohms.)

Table I. –3 dB Bandwidth vs. Closed-Loop Gain and Feedback Resistor, R_L = 150 Ω (SOIC)

V _s - Volts	Gain	R _F – Ohms	BW – MHz
±5	+1	2000	230
	+2	845 (931)	150 (135)
	+10	301	80
	-1	698 (825)	140 (130)
	-10	499	85
+5	+1	2000	180
	+2	887 (931)	120 (130)
	+10	301	75
	-1	698 (825)	130 (120)
	-10	499	80

Driving Capacitive Loads

When used in combination with the appropriate feedback resistor, the AD 8013 will drive any load capacitance without oscillation. The general rule for current feedback amplifiers is that the higher the load capacitance, the higher the feedback resistor required for stable operation. Due to the high open-loop transresistance and low inverting input current of the AD 8013, the use of a large feedback resistor does not result in large closed-loop gain errors. Additionally, its high output short circuit current makes possible rapid voltage slewing on large load capacitors.

For the best com bination of wide bandwidth and clean pulse response, a small output series resistor is also recommended. Table II contains values of feedback and series resistors which result in the best pulse responses. Figure 29 shows the AD 8013 driving a 300 pF capacitor through a large voltage step with virtually no overshoot. (In this case, the large and small signal pulse responses are quite similar in appearance.)

REV. A _9_




Figure 28. Circuit for Driving a Capacitive Load

Table II. Recommended Feedback and Series Resistors vs. Capacitive Load and Gain

		R _s – Ohms		
C _L – pF	R _F – Ohms	G = 2	G ≥ 3	
20	2k	25	15	
50	2k	25	15	
100	3k	20	15	
200	4k	15	15	
300	6k	15	15	
≥500	7k	15	15	




Figure 29. Pulse Response Driving a Large Load Capacitor. $C_L = 300$ pF, G = +2, $R_F = 6k$, $R_S = 15 \Omega$

Overload Recovery

The three important overload conditions are: input commonmode voltage overdrive, output voltage overdrive, and input current overdrive. When configured for a low closed-loop gain, the amplifier will quickly recover from an input commonmode voltage overdrive; typically in under 25 ns. When configured for a higher gain, and overloaded at the output, the recovery time will also be short. For example, in a gain of +10, with 15% overdrive, the recovery time of the AD 8013 is about 20 ns (see Figure 30). For higher overdrive, the response is somewhat slower. For 6 dB overdrive, (in a gain of +10), the recovery time is about 65 ns.




Figure 30. 15% Overload Recovery, G = +10 ($R_F = 300 \Omega$, $R_L = 1 \text{ k}\Omega$, $V_S = \pm 5 \text{ V}$)

As noted in the warning under "M axim um PowerD issipation," a high level of input overdrive in a high noninverting gain circuit can result in a large current flow in the input stage. Though this current is internally limited to about 30 mA, its effect on the total power dissipation may be significant.

High Performance Video Line Driver

At a gain of +2, the AD 8013 m akes an excellent driver for a back term inated 75 Ω video line (Figures 31, 32, and 33). Low differential gain and phase errors and wide 0.1 dB bandwidth can be realized. The low gain and group delay m atching errors ensure excellent perform ance in RGB systems. Figures 34 and 35 show the worst case m atching.




Figure 31. A Video Line Driver Operating at a Gain of +2 $(R_F = R_G from Table I)$




Figure 32. Closed-Loop Gain & Phase vs. Frequency for the Line Driver




Figure 33. Fine-Scale Gain Flatness vs. Frequency, G = +2, $R_{\rm L} = 150~\Omega$




Figure 34. Closed-Loop Gain Matching vs. Frequency




Figure 35. Group Delay and Group Delay Matching vs. Frequency, G = +2, $R_l = 150 \Omega$

Disable Mode Operation

Pulling the voltage on any one of the D isable pins about 1.6 V up from the negative supply will put the corresponding am plifier into a disabled, powered down, state. In this condition, the am plifier's quiescent current drops to about 0.3 m A, its output becomes a high impedance, and there is a high level of isolation from input to output. In the case of the gain of two line driver for example, the impedance at the output node will be about the same as for a 1.6 k Ω resistor (the feedback plus gain resistors) in parallel with a 12 pF capacitor and the input to output isolation will be about 66 dB at 5 M H z.

Leaving the D isable pin disconnected (floating) will leave the corresponding am pliffier operational, in the enabled state. The input impedance of the disable pin is about 40 k Ω in parallel with a few picofarads. When driven to 0 V, with the negative supply at –5 V, about 100 $\mu\!A$ flows into the disable pin.

When the disable pins are driven by complementary output CMOS logic, on a single 5 V supply, the disable and enable times are about 50 ns. When operated on dual supplies, level shifting will be required from standard logic outputs to the Disable pins. Figure 36 shows one possible method which results in a negligible increase in switching time.




Figure 36. Level Shifting to Drive Disable Pins on Dual Supplies

The AD 8013's input stages include protection from the large differential input voltages that m ay be applied when disabled. Internal clamps lim it this voltage to about $\pm 3 \, \text{V}$. The high input to output isolation will be maintained for voltages below this lim it.

3:1 Video Multiplexer

W iring the am plifier outputs together will form a 3:1 m ux with excellent switching behavior. Figure 37 shows a recommended configuration which results in -0.1 dB bandwidth of 35 MHz and OFF channel isolation of 60 dB at 10 MHz on ± 5 V supplies. The time to switch between channels is about 50 ns. Switching time is virtually unaffected by signal level.




Figure 37. A Fast Switching 3:1 Video Mux (Supply Bypassing Not Shown)




Figure 38. Channel Switching Characteristic for the 3:1 Mux

REV. A __11_

2:1 Video Multiplexer

C on figuring two am pliffers as unity gain followers and using the third to set the gain results in a high performance 2:1 m ux (Figures 39 and 40). This circuit takes advantage of the very low crosstalk between Channels 2 and 3 to achieve the OFF channel isolation shown in Figure 40. This circuit can achieve differential gain and phase of 0.03% and 0.07° respectively.




Figure 39. 2:1 Mux with High Isolation and Low Differential Gain and Phase Errors




Figure 40. 2:1 Mux ON Channel Gain and Mux OFF Channel Feedthrough vs. Frequency

Gain Switching

The AD 8013 can be used to build a circuit for sw tiching between any two arbitrary gains while maintaining a constant input in pedance. The example of Figure 41 shows a circuit for switching between a noninverting gain of 1 and an inverting gain of 1. The total time for channel switching and output voltage settling is about 80 ns.




Figure 41. Circuit to Switch Between Gains of -1 and +1




Figure 42. Switching Characteristic for Circuit of Figure 41

OUTLINE DIMENSIONS

D im ensions shown in inches and $(m \, m)$.

-12-

