March 1998

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

FAIRCHILD

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

General Description

The 'F675A contains a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.

- 16-Bit serial I/O shift register
- 16-Bit parallel out storage register
- Recirculating parallel transfer
- Expandable for longer words
- Slim 24 lead package
- 'F675A version prevents false clocking through CS or R/W inputs

Features

Serial-to-parallel converter

Ordering Code:

Commercial	Package	Package Description
	Number	
74F675 A SPC	N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F675 A PC	N24 A	24-Lead (0.600" Wide) Molded Dual-In-Line
74F675ASC (Note 1)	M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC

Note 1: Devices also available in 13" reel. Use suffix = SCX.



© 1998 Fairchild Semiconductor Corporation DS009587



Unit Loading/Fan Out

			74F
Pin Names	Description	U.L.	Input I _{IH} /I _{IL}
		HIGH/LOW	Output I _{OH} /I _{OL}
SI	Serial Data Input	1.0/1.0	20 µ A /–0.6 m A
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µ A /–0.6 m A
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 µ A /–0.6 m A
STCP	Store Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µ A /–0.6 m A
R/W	Read/Write Input	1.0/1.0	20 µ A /–0.6 m A
so	Serial Data Output	50/33.3	–1 mA/20 mA
Q0-Q15	Parallel Data Outputs	50/33.3	–1 m A /20 mA

Functional Description

The 16-Bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select (\overline{CS}), Read/Write (R/ \overline{W}) and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse (SHCP). In the Shift Right mode, data enters D_o from the Serial Input (SI) pin and exits from Q₁₅ via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited.

The storage register is in the Hold mode when either \overline{CS} or R/\overline{W} is HIGH. With \overline{CS} and R/\overline{W} both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.

To prevent false clocking of the shift register, $\overline{\text{SHCP}}$ should be in the LOW state during a LOW-to-HIGH transition of $\overline{\text{CS}}$.

To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of \overline{CS} if R/\overline{W} is LOW, and should also be LOW during a HIGH-to-LOW transition of R/\overline{W} if \overline{CS} is LOW.

Shift Register Operations Table

	Contr	ol Inputs		Operating
CS	R/W	SHCP	STCP	Mode
Н	Х	Х	Х	Hold
L	L	\sim	Х	Shift Right
L	Н	~	L	Shift Right
L	Н	~	Н	Parallel Load,
				No Shifting



Absolute Maximum Ratings (Note 2)

o	
Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	–55°C to +175°C
Plastic	–55°C to +150°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V

DC Electrical Characteristics

Current Applied to Output in LOW State (Max)

twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature

 Commercial
 0°C to +70°C

 Supply Voltage
 Commercial

 Commercial
 +4.5V to +5.5V

 Note 2: Absolute maximum ratings are values beyond which the device max

be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

74F Symbol Parameter Units V_{cc} Conditions Min Тур Мах Input HIGH Voltage $V_{\rm IH}$ 2.0 v Recognized as a HIGH Signal Input LOW Voltage Recognized as a LOW Signal VII 0.8 ۷ V_{CD} $I_{IN} = -18 \text{ mA}$ Input Clamp Diode Voltage -1.2 ۷ Min $I_{OH} = -1 \text{ mA}$ V_{OH} Output HIGH 74F 10% V_{CC} 2.5 ٧ Min Voltage 74F 5% V_{CC} 2.7 $I_{OH} = -1 \text{ mA}$ VOL Output LOW 74F 10% V_{cc} 0.5 ٧ Min $I_{OL} = 20 \text{ mA}$ Voltage Input HIGH 5.0 $V_{IN} = 2.7V$ I_{H} μA Max Current IBVI Input HIGH Current 74F 7.0 μA Мах $V_{IN} = 7.0V$ Breakdown Test 74F Output HIGH 50 μĀ Max $V_{OUT} = V_{CC}$ I_{CEX} Leakage Current 74F V_{ID} 4.75 ٧ Input Leakage 0.0 l_{ID} = 1.9 μ**A** Test All Other Pins Grounded Output Leakage 74F 3.75 μA 0.0 $V_{IOD} = 150 \text{ mV}$ $|_{OD}$ Circuit Current All Other Pins Grounded Input LOW Current -0.6 mA Max $V_{IN} = 0.5V$ $||_{||}$ mA Output Short-Circuit Current -60 -150 Max $V_{OUT} = 0V$ los Power Supply Current $V_{O} = HIGH$ 106 160 mA Max I_{CCH} $V_{O} = LOW$ Power Supply Current 106 160 mA Max I_{CCL}

			74F		7	4F	
Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$			_c = Com 50 pF	Units
Gymbol	Falameter		$C_L = 50 \text{ pF}$			50 pi	
		Min Typ Max Min	Max]			
f _{max}	Maximum Clock Frequency	100	130		85		MHz
t _{PLH}	Propagation Delay	3.0	8.0	10.5	2.5	12.0	ns
t _{PHL}	STCP to Q _n	3.0	10.5	13.5	2.5	15.0	
t _{PLH}	Propagation Delay	4.0	7.0	9.5	3.5	10.5	ns
t _{PHL}	SHCP to SO	4.5	8.0	10.5	4.0	12.0	1

AC Operating Requirements

		74	1F	74	F	
Symbol	Parameter	T _A =	+25°C	T_A, V_{CC}	= Com	Units
		V _{cc} =	+5.0V			
		Min	Max	Min	Max	
t _s (H)	Setup Time, HIGH or LOW	3.5		4.0		
t _s (L)	$\overline{\text{CS}}$ or R/\overline{W} to STCP	5.5		6.5		ns
t _h (H)	Hold Time, HIGH or LOW	0		0]
t _h (L)	$\overline{\text{CS}}$ or $\text{R}/\overline{\textbf{W}}$ to STCP	0		0		
t _s (H)	Setup Time, HIGH or LOW	3.0		3.5		
t _s (L)	SI to SHCP	3.0		3.5		ns
t _h (H)	Hold Time, HIGH or LOW	3.0		3.5		1
t _h (L)	SI to SHCP	3.0		3.5		
t _s (H)	Setup Time, HIGH or LOW	6.5		7.5		
t _s (L)	R/W to SHCP	9.0		10.0		ns
t _h (H)	Hold Time, HIGH or LOW	0		0		1
t _h (L)	R/W to SHCP	0		0		
t _s (H)	Setup Time, HIGH or LOW	7.0		8.0		
t _s (L)	STCP to SHCP	7.0		8.0		ns
t _h (H)	Hold Time, HIGH or LOW	0		0		
t _h (L)	STCP to SHCP	0		0		
t _s (H)	Setup Time, HIGH or LOW	3.0		3.5		
t _s (L)	CS to SHCP	3.0		3.5		ns
t _h (H)	Hold Time, HIGH or LOW	3.0		3.5		
t _h (L)	CS to SHCP	3.0		3.5		
t _w (H)	SHCP Pulse Width	5.0		6.0		
t _w (L)	HIGH or LOW	5.0		6.0		ns
t _w (H)	STCP Pulse Width	6.0		7.0		1
t _w (L)	HIGH or LOW	5.0		6.0		
t _s (L)	SHCP to STCP	8.0		9.0		ns
t _h (H)	SHCP to STCP	0.0		0.0		ns

Temperature Range Family	<u>74F 675A S C</u>	2 X Special Variations X = Shipped in 13" reel
Device Type		Temperature Range
Package Code P = Plastic DIP SP = Slim Plastic DIP		C = Commercial (0°C to +70°C)
S = Small Outline (SOIC)		
		DS009587



