

# 74F552

# Octal Registered Transceiver with Parity and Flags

## **General Description**

The 'F552 octal transceiver contains two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock pulse and clock enable input as well as a flag flip-flop that is set automatically as the register is loaded. The flag output will be reset when the output enable returns to HIGH after reading the output port. Each register has a separate output enable control for its 3-STATE buffer. The separate Clocks, Flags, and Enables provide considerable flexibility as  $I\!/\!O$  ports for demand-response data transfer. When data is transferred from the A-port to the B-port, a parity bit is generated. On the other hand, when data is transferred from the B-port, the parity of input data on  $B_0-B_7$  is checked.

#### **Features**


- 8-Bit bidirectional I/O Port with handshake
- Register status flag flip-flops
- Separate clock enable and output enable
- Parity generation and parity check
- B-outputs sink 64 mA
- 3-STATE outputs


## **Ordering Code:**

Commercial	Package Number	Package Description				
74F552QC (Note 1)	V28A	28-Lead Molded Plastic Leaded Chip Carrier				
74F552SC (Note 1)	M28B	28-Lead (0.300" Wide) Molded Small Outline, JEDEC				

Note 1: Devices also available in 13" reel. Use suffix = SCX and QCX.


# **Logic Symbols**






# **Connection Diagrams**

#### Pin Assignment for SOIC



#### Pin Assignment for PCC



# Unit Loading/Fan Out

Pin Names	Description		74F
		U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>
		HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>
A <sub>o</sub> -A <sub>7</sub>	A-to-B Port Data Inputs or	3.5/1.083	70 μ <b>A</b> /–0.65 m <b>A</b>
	B-to-A 3-STATE	150/40 (33.3)	−3 mA/24 mA (20 mA)
B <sub>o</sub> –B <sub>7</sub>	B-to-A Transceiver Inputs or	3.5/1.083	70 μ <b>A</b> /–0.65 m <b>A</b>
	A-to-B 3-STATE Output	600/106.6 (80)	–12 mA/64 mA (48 mA)
FR	B Port Flag Output	50/33.3	−1 m <b>A</b> /20 m <b>A</b>
FS	A Port Flag Output	50/33.3	−1 mA/20 mA
PARITY	Parity Bit Transceiver Input or Output	3.5/1.083	70 μ <b>A</b> /–0.65 m <b>A</b>
		600/106.6 (50)	–12 mA/64 mA (48 mA)
ERROR	Parity Check Output (Active LOW)	50/33.3	−1 m <b>A</b> /20 mA
CER	R Registers Clock Enable Input (Active LOW)	1.0/1.0	20 μ <b>A</b> /–0.6 m <b>A</b>
CES	S Registers Clock Enable Input (Active LOW)	1.0/1.0	20 μ <b>A</b> /–0.6 m <b>A</b>
CPR	R Registers Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ <b>A</b> /–0.6 m <b>A</b>
CPS	S Registers Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ <b>A</b> /–0.6 m <b>A</b>
OEBR	B Port and PARITY Output Enable (Active LOW)	1.0/2.0	20 μ <b>A</b> /–1.2 m <b>A</b>
	and Clear FR Input (Active Rising Edge)		
OEAS	A Port Output Enable (Active LOW)	1.0/2.0	20 μ <b>A</b> /–1.2 m <b>A</b>
	and Clear FS Input (Active Rising Edge)		

## **Functional Description**

Data applied to the A-inputs are entered and stored in the R register on the rising edge of the CPR Clock Pulse, provided that the Clock Enable  $(\overline{\text{CER}})$  is LOW; simultaneously, the status flip-flop is set and the flag (FR) output goes HIGH. As the Clock Enable  $(\overline{\text{CER}})$  returns to HIGH, the data will be held in the R register. These data entered from the A-inputs will appear at the B-port I/O pins after the Output Enable  $(\overline{\text{OEBR}})$  has gone LOW. When  $\overline{\text{OEBR}}$  is LOW, a parity bit appears at the PARITY pin, which will be set HIGH when there is an even number of 1s or all 0s at the Q outputs of the R register. After the data is assimilated, the receiving system clears the flag FR by changing the signal at the  $\overline{\text{OEBR}}$  pin from LOW to HIGH.

Data flow from B-to-A proceeds in the same manner described for A-to-B flow. A LOW at the  $\overline{\text{CES}}$  pin and a LOW-to-HIGH transition at CPS pin enters the B-input data and the parity-input data into the S registers and the parity register respectively and set the flag output FS to HIGH. A LOW signal at the  $\overline{\text{OEAS}}$  pin enables the A-port I/O pins and a LOW-to-HIGH transition of the  $\overline{\text{OEAS}}$  signal clears the FS flag. When  $\overline{\text{OEAS}}$  is LOW, the parity check output  $\overline{\text{ERROR}}$  will be HIGH if there is an odd number of 1s at the Q outputs of the S registers and the parity register. The flag FS can be cleared by a LOW-to-HIGH transition of the  $\overline{\text{OEAS}}$  signal.

## **Register Function Table**

(Applies to R or S Register)

	Inputs		Internal	
D	СР	CE	Q	Function
Х	Х	Н	NC	Hold Data
L	~	L	L	Load Data
Н	~	L	Н	LOAU Dala
х	†	L	NC	Keep Old Data

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- ∠ = LOW-to-HIGH Transition
- † =Not LOW-to-HIGH Transition
- NC =No Change

#### **Output Control**

ŌĒ	Internal	A or B	Function
	Q	Outputs	
Н	Х	Z	Disable Output
L	L	L	Enable Output
L	Н	Н	Enable Output

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

#### Flag Flip-Flop Function Table

(Applies to R or S Flag Flip-Flop)

Inputs			Flag	Function
CE	CE CP OE		Output	
Н	Х	†	NC	Hold Flag
L	~	†	Н	Set Flag
х	Х	~	L	Clear Flag

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- ✓ = LOW-to-HIGH Transition
- † = Not LOW-to-HIGH Transition
- NC = No Change

#### **Parity Generation Function**


OEBR	Number of HIGHs in the Q Outputs of the R Register	Parity Output
Н	X	Z
L	0, 2, 4, 6, 8	Н
L	1, 3, 5, 7	L

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

#### **Parity Check Function**

OEAS	Number of HIGHs in the Q Outputs of the S Register	Parity Input	ERROR Output
Н	Х	Х	Н
L	0, 2, 4, 6, 8	L	L
L	1, 3, 5, 7	L	Н
L	0, 2, 4, 6, 8	Н	Н
L	1, 3, 5, 7	Н	L

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial



# **Absolute Maximum Ratings** (Note 2)

 $\begin{array}{lll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \mbox{Junction Temperature under Bias} & -55\mbox{°C to } +175\mbox{°C} \\ \end{array}$ 

V<sub>CC</sub> Pin Potential to

Ground Pin -0.5V to +7.0V
Input Voltage (Note 3) -0.5V to +7.0V
Input Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max)

twice the rated I<sub>OL</sub> (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature

Commercial 0°C to +70°C

Supply Voltage

Commercial +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these

conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

# **DC Electrical Characteristics**

Symbol	Parameter			74F		Units	V <sub>cc</sub>	Conditions
			Min	Тур	Max			
$V_{IH}$	Input HIGH Voltage		2.0			٧		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				8.0	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode V	oltage			-1.2	٧	Min	I <sub>IN</sub> = -18 mA
								(CER, CES, CPR, CPS, OEBR, OEAS)
$V_{OH}$	Output HIGH	74F 10% V <sub>CC</sub>	2.5					$I_{OH} = -1 \text{ mA (FR, FS, } \overline{\text{ERROR}}, A_{\text{n}})$
	Voltage	74F 10% V <sub>CC</sub>	2.4					$I_{OH} = -3 \text{ mA } (A_n, B_n \text{ PARITY})$
		74F 10% V <sub>CC</sub>	2.0			V	Min	$I_{OH} = -15 \text{ mA } (B_n, PARITY)$
		74F 5% $V_{\rm CC}$	2.7					$I_{OH} = -1 \text{ mA (FR, FS, } \overline{\text{ERROR}}, A_{n})$
		74F 5% <b>V</b> <sub>CC</sub>	2.7					$I_{OH} = -3 \text{ mA } (A_n, B_n, PARITY)$
$V_{OL}$	Output LOW	74F 10% $V_{\rm CC}$			0.5			I <sub>OL</sub> = 20 mA (FR, FS, ERROR)
	Voltage	74F 10% $V_{\rm CC}$			0.5	V	Min	$I_{OL} = 24 \text{ mA } (A_n)$
		74F 10% $V_{\rm CC}$			0.55			$I_{OL} = 64 \text{ mA } (B_n, PARITY)$
I <sub>IH</sub>	Input HIGH	74F			5.0	μA	Max	$V_{IN} = 2.7V$
	Current							(CER, CES, CPR, CPS, OEBR, OEAS)
I <sub>BVI</sub>	Input HIGH Current	74F			7.0	μ <b>A</b>	Max	$V_{IN} = 7.0V$
	Breakdown Test							(CER, CES, CPR, CPS, OEBR, OEAS)
I <sub>BVIT</sub>	Input HIGH Current	74F			0.5	m <b>A</b>	Max	V <sub>IN</sub> = 5.5V
	Breakdown (I/O)							(A <sub>n</sub> , B <sub>n</sub> , PARITY)
I <sub>CEX</sub>	Output HIGH	74F			50	μA	Мах	V <sub>OUT</sub> = V <sub>CC</sub>
	Leakage Current							(FR, FS, ERROR, A <sub>n</sub> , B <sub>n</sub> , PARITY)
V <sub>ID</sub>	Input Leakage	74F	4.75			٧	0.0	I <sub>ID</sub> = 1.9 μ <b>A</b>
	Test							All other pins grounded
lop	Output Leakage	74F			3.75	μA	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current							All other pins grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V (CER, CES, CPR, CPS)
					-1.2			$V_{IN} = 0.5V (\overline{OEBR}, \overline{OEAS})$
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Curr	ent			70	μA	Max	$V_{OUT} = 2.7V (A_n, B_n, PARITY)$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Curr	ent			-650	μ <b>A</b>	Max	$V_{OUT} = 0.5V (A_n, B_n, PARITY)$
los	Output Short-		-60		-175	m <b>A</b>	Max	V <sub>OUT</sub> = 0V (FR, FS, ERROR, A <sub>n</sub> )
	Circuit Current		-100		-250			$V_{OUT} = 0V (B_n, PARITY)$
l <sub>zz</sub>	Bus Drainage Test				500	μA	0.0 <b>V</b>	$V_{OUT} = 5.25V (A_n, B_n, PARITY)$
Іссн	Power Supply Currer	t		100	150	mA	Мах	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Currer	t		100	150	mA	Max	V <sub>O</sub> = LOW
l <sub>ccz</sub>	Power Supply Currer	t		110	165	mA	Max	V <sub>O</sub> = HIGH Z

# **AC Electrical Characteristics**


			74F		7	4F	
			T <sub>A</sub> = +25°C	:	T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		Units
Symbol	Parameter		$V_{\rm CC} = +5.0$	1			
			C <sub>L</sub> = 50 pF	•			
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	3.5	6.0	8.0	3.0	9.0	ns
t <sub>PHL</sub>	CPS or CPR to A <sub>n</sub> or B <sub>n</sub>	4.0	7.0	9.5	3.5	10.5	
t <sub>PLH</sub>	Propagation Delay	3.0	5.5	7.5	2.5	8.5	ns
	CPS or CPR to FS or FR						
t <sub>PHL</sub>	Propagation Delay	3.5	6.0	8.0	3.0	9.0	ns
	OEAS to FS						
t <sub>PLH</sub>	Propagation Delay	8.0	14.0	18.0	7.0	20.0	ns
t <sub>PHL</sub>	CPR to Parity	8.5	14.5	18.5	7.5	20.5	
t <sub>PLH</sub>	Propagation Delay	8.0	13.5	17.5	7.0	19.5	ns
t <sub>PHL</sub>	CPS to ERROR	7.5	13.0	16.5	6.5	18.5	
t <sub>PLH</sub>	Propagation Delay	3.5	6.0	8.0	3.0	9.0	ns
t <sub>PHL</sub>	OEAS to ERROR	3.0	5.0	7.0	2.5	8.0	
t <sub>PZH</sub>	Enable Time OEAS	3.0	5.5	7.5	2.5	8.5	
t <sub>PZL</sub>	or OEBR to B <sub>n</sub> or A <sub>n</sub>	3.5	7.0	9.5	3.0	10.5	ns
t <sub>PHZ</sub>	Disable Time OEAS	3.0	6.5	8.5	2.5	9.5	]
t <sub>PLZ</sub>	or OEBR to B <sub>n</sub> or A <sub>n</sub>	3.0	5.5	7.5	2.5	8.5	
t <sub>PZH</sub>	Enable Time	3.0	4.5	7.5	2.5	8.5	
t <sub>PZL</sub>	OEBR to Parity	3.5	6.0	9.5	3.0	10.5	ns
t <sub>PHZ</sub>	Disable Time	3.0	5.5	8.5	2.5	9.5	]
t <sub>PLZ</sub>	OEBR to Parity	3.0	6.5	7.5	2.5	8.5	

# **AC Operating Requirements**

		74	4F	7	4F	
Symbol	Parameter	T <sub>A</sub> =	+25°C	T <sub>A</sub> , V <sub>CC</sub> = Com		Units
		V <sub>cc</sub> =	+5.0V			
		Min	Max	Min	Max	
t <sub>s</sub> (H)	Setup Time, HIGH or LOW	7.5		8.5		
t <sub>s</sub> (L)	A <sub>n</sub> or B <sub>n</sub> or Parity	4.5		5.0		
	to CPS or CPR					ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW	0		0		1
t <sub>h</sub> (L)	A <sub>n</sub> or B <sub>n</sub> or Parity	0		0		
	to CPS or CPR					
t <sub>s</sub> (H)	Setup, Time HIGH or LOW	6.0		7.0		ns
t <sub>s</sub> (L)	CES or CER to CPS or CPR	10.0		11.5		
t <sub>h</sub> (H)	Hold Time, HIGH or LOW	0		0		
t <sub>h</sub> (L)	CES or CER to CPS or CPR	0		0		
t <sub>w</sub> (H)	Pulse Width, HIGH or LOW	4.0		4.5		20
$t_w(L)$	CPS or CPR	6.0		7.0		ns

# **Ordering Information**

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:





Q = Plastic Chip Carrier PCC

S = Small Outline SOIC JEDEC

DS009561-8


# Physical Dimensions inches (millimeters) unless otherwise noted





28-Lead (0.300" Wide) Molded Small Outline Package, JEDEC (SJ)
Package Number M28B

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Molded Plastic Leaded Chip Carrier (Q)
Package Number V28A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Cente

Customer Response Center Tel: 1-888-522-5372 Fairchild Semiconductor Europe

 Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Teimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

www.fairchildsemi.com