FAIRCHILD

SEMICONDUCTOR ™

74F153
Dual 4-Input Multiplexer

General Description

The F153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the F153 can generate any two functions of three variables.

Features

- Guaranteed 4000V minimum ESD protection

Ordering Code:

| Commercial	Package Number	Package Description
74F153PC	N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
74F153SC (Note 1)	M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F153SJ (Note 1)	M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Logic Symbols

DS009482-3

IEEE/IEC

DS009482-5

Connection Diagram

**Pin Assignment
for DIP and SOIC**

DS009482-1

www.fairchildsemi.com

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
I_{0a}–I_{3a}	Side A Data Inputs	1.0/1.0	20 µA/–0.6 mA
I_{0b}–I_{3b}	Side B Data Inputs	1.0/1.0	20 µA/–0.6 mA
S_0, S_1	Common Select Inputs	1.0/1.0	20 µA/–0.6 mA
$\overline{E}_a$	Side A Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
$\overline{E}_b$	Side B Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
Z_a	Side A Output	50/33.3	–1 mA/20 mA
Z_b	Side B Output	50/33.3	–1 mA/20 mA

Functional Description

The F153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S_0, S_1). The two 4-input multiplexer circuits have individual active LOW Enables ($\overline{E}_a$, $\overline{E}_b$) which can be used to strobe the outputs independently. When the Enables ($\overline{E}_a$, $\overline{E}_b$) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW. The F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are as follows:

$$Z_a = \overline{E}_a \cdot (I_{0a} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1a} \cdot \overline{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \overline{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$Z_b = \overline{E}_b \cdot (I_{0b} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1b} \cdot \overline{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \overline{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

The F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

Truth Table

Select Inputs		Inputs (a or b)					Output
S_0	S_1	$\overline{E}$	I_0	I_1	I_2	I_3	Z
X	X	H	X	X	X	X	L
L	L	L	L	X	X	X	L
L	L	L	H	X	X	X	H
H	L	L	X	L	X	X	L
H	L	L	X	H	X	X	H
L	H	L	X	X	L	X	L
L	H	L	X	X	H	X	H
H	H	L	X	X	X	L	L
H	H	L	X	X	X	H	H

H = HIGH Voltage Level
L = LOW
X = Immaterial

Logic Diagram

DS009482-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 2)

Storage Temperature	-65°C to $+150^\circ$C
Ambient Temperature	
under Bias	-55°C to $+125^\circ$C
Junction Temperature	
under Bias	-55°C to $+175^\circ$C
Plastic	-55°C to $+150^\circ$C
V_{CC} Pin Potential to	
Ground Pin	-0.5V to $+7.0$V
Input Voltage (Note 3)	-0.5V to $+7.0$V
Input Current (Note 3)	-30 mA to $+5.0$ mA
Voltage Applied to Output	
in HIGH State (with V_{CC} = 0V)	
Standard Output	-0.5V to V_{CC}
3-STATE Output	-0.5V to $+5.5$V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	
Commercial	0°C to $+70^\circ$C
Supply Voltage	
Commercial	$+4.5$V to $+5.5$V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Typ	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I_{IN} = -18 mA
V_{OH}	Output HIGH Voltage	10% V_{CC}	2.5			V	Min	I_{OH} = -1 mA
		5% V_{CC}	2.7					I_{OH} = -1 mA
V_{OL}	Output LOW Voltage	10% V_{CC}			0.5	V	Min	I_{OL} = 20 mA
I_{IH}	Input HIGH Current				5.0	µA	Max	V_{IN} = 2.7V
I_{BVI}	Input HIGH Current Breakdown Test				7.0	µA	Max	V_{IN} = 7.0V
I_{CEX}	Output High Leakage Current				50	µA	Max	V_{OUT} = V_{CC}
V_{ID}	Input Leakage Test		4.75			V	0.0	I_{ID} = 1.9 µA
								All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current				3.75	µA	0.0	V_{IOD} = 150 mV
								All Other Pins Grounded
I_{IL}	Input LOW Current				-0.6	mA	Max	V_{IN} = 0.5V
I_{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V_{OUT} = 0V
I_{CCL}	Power Supply Current			12	20	mA	Max	V_O = LOW

AC Electrical Characteristics

Symbol	Parameter	74F					Units
		$T_A = +25°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF			$T_A, V_{CC} = $ Com $C_L = 50$ pF		
		Min	Typ	Max	Min	Max	
t_{PLH}	Propagation Delay	4.5	8.1	10.5	4.5	12.0	ns
t_{PHL}	S_n to Z_n	3.5	7.0	9.0	3.5	10.5	
t_{PLH}	Propagation Delay	4.5	7.1	9.0	4.5	10.5	ns
t_{PHL}	$\overline{E}_n$ to Z_n	3.0	5.7	7.0	2.5	8.0	
t_{PLH}	Propagation Delay	3.0	5.3	7.0	3.0	8.0	ns
t_{PHL}	I_n to Z_n	2.5	5.1	6.5	2.5	7.5	

Physical Dimensions inches (millimeters) unless otherwise noted

0.386 − 0.394
(9.804 − 10.00)

16 15 14 13 12 11 10 9

0.228 − 0.244
(5.791 − 6.198)

30°
TYP

LEAD NO.1
IDENT

1   2   3   4   5   6   7   8

0.010 MAX
(0.254)

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) × 45°

8° MAX TYP
ALL LEADS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 − 0.020 TYP
(0.356 − 0.508)

M16A (REV H)

16-Lead (0.150" Wide) Molded Small Outline Package, JEDEC (S)
Package Number M16A

16   9

0.295 − 0.319
(7.5 − 8.1)

0.205 − 0.213
(5.2 − 5.4)

1   8

0.394 − 0.402
(10.0 − 10.2)

(0.71)
(1.8)

0.006 − 0.010 TYP
(0.15 − 0.25)

0.067 − 0.083
(1.7 − 2.1)

0°−8° TYP

0.006 (0.15)

SEATING
PLANE

0.050
(1.27) TYP

0.014 − 0.020 TYP
(0.35 − 0.50)

0.000 − 0.010
(0 − 0.25)

(0.049 TYP)
(1.25)

0.016 − 0.031 TYP
(0.4 − 0.8)

M16D (REV B)

16-Lead (0.300" Wide) Molded Small Outline Package, EIAJ (SJ)
Package Number M16D

www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead (0.300" Wide) Molded Dual-In-Line Package (P)
Package Number N16E

N16E (REV F)

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or sys-tems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be rea-sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.