

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical t_{SR} (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to $3.6V$, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

DRIVE FEATURES:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This 18-bit bus-interface flip-flop is built using advanced dual metal CMOS technology. The ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (\overline{CLKEN}) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking \overline{CLKEN} high disables the clock buffer, thus latching the outputs. Taking the clear (\overline{CLR}) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The \overline{OE} input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH16823 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16823 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

$\bar{1}CLR$	1	56	$\bar{1}CLK$
$\bar{1}OE$	2	55	$\bar{1}CLKEN$
$\bar{1}Q_1$	3	54	$\bar{1}D_1$
GND	4	53	GND
$\bar{1}Q_2$	5	52	$\bar{1}D_2$
$\bar{1}Q_3$	6	51	$\bar{1}D_3$
Vcc	7	50	Vcc
$\bar{1}Q_4$	8	49	$\bar{1}D_4$
$\bar{1}Q_5$	9	48	$\bar{1}D_5$
$\bar{1}Q_6$	10	47	$\bar{1}D_6$
GND	11	46	GND
$\bar{1}Q_7$	12	45	$\bar{1}D_7$
$\bar{1}Q_8$	13	44	$\bar{1}D_8$
$\bar{1}Q_9$	14	43	$\bar{1}D_9$
$\bar{2}Q_1$	15	42	$\bar{2}D_1$
$\bar{2}Q_2$	16	41	$\bar{2}D_2$
$\bar{2}Q_3$	17	40	$\bar{2}D_3$
GND	18	39	GND
$\bar{2}Q_4$	19	38	$\bar{2}D_4$
$\bar{2}Q_5$	20	37	$\bar{2}D_5$
$\bar{2}Q_6$	21	36	$\bar{2}D_6$
Vcc	22	35	Vcc
$\bar{2}Q_7$	23	34	$\bar{2}D_7$
$\bar{2}Q_8$	24	33	$\bar{2}D_8$
GND	25	32	GND
$\bar{2}Q_9$	26	31	$\bar{2}D_9$
$\bar{2}OE$	27	30	$\bar{2}CLKEN$
$\bar{2}CLR$	28	29	$\bar{2}CLK$

TSSOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs ⁽¹⁾
xCLK	Clock Input
$\bar{x}CLKEN$	Clock Enable Inputs
xQx	3-State Outputs
$\bar{x}OE$	3-State Output Enable Inputs
xCLR	Clear Inputs

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to $V_{CC}+0.5$	V
TSTG	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-50 to +50	mA
I _{IK}	Continuous Clamp Current, $V_I < 0$ or $V_I > V_{CC}$	± 50	mA
I _{OK}	Continuous Clamp Current, $V_O < 0$	-50	mA
I _{CC}	Continuous Current through each Vcc or GND	± 100	mA
I _{SS}			

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC} .

CAPACITANCE ($T_A = +25^\circ C$, $F = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	5	7	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$	7	9	pF
C _{OUT}	I/O Port Capacitance	$V_{IN} = 0V$	7	9	pF

NOTE:

1. As applicable to the device type.

FUNCTION TABLE (EACH 9-BIT FLIP-FLOP)⁽¹⁾

Inputs					Output
$\bar{x}OE$	$\bar{x}CLR$	$\bar{x}CLKEN$	xCLK	xDx	xQx
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	$Q_0^{(2)}$
L	H	H	X	X	$Q_0^{(2)}$
H	X	X	X	X	Z

NOTES:

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance
- ↑ = LOW-to-HIGH transition
- Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	VCC = 3.6V	VI = VCC	—	—	±5	µA
I _{IL}	Input LOW Current	VCC = 3.6V	VI = GND	—	—	±5	µA
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	VO = VCC	—	—	±10	µA
I _{OZL}			VO = GND	—	—	±10	
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CZZ}	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	µA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	µA

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	VCC = 3V	VI = 2V	-75	—	—	µA
			VI = 0.8V	75	—	—	
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	VCC = 2.3V	VI = 1.7V	-45	—	—	µA
			VI = 0.7V	45	—	—	
I _{BHHO} I _{BHLO}	Bus-Hold Input Overdrive Current	VCC = 3.6V	VI = 0 to 3.6V	—	—	±500	µA

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I _{OH} = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I _{OH} = - 6mA	2	—	
		VCC = 2.3V	I _{OH} = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3V		2.4	—	
		VCC = 3V	I _{OH} = - 24mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		VCC = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		VCC = 2.7V	I _{OL} = 12mA	—	0.4	
		VCC = 3V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{cc} range.
TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	VCC = 2.5V ± 0.2V	VCC = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C _L = 0pF, f = 10Mhz	27	30	pF
	Power Dissipation Capacitance Outputs disabled		16	18	

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{MAX}		150	—	150	—	150	—	MHz
t_{PLH}	Propagation Delay xCLK to xQ _x	1	5.8	—	5.2	1	4.5	ns
t_{PLH}	Propagation Delay xCLR to xQ _x	1	5.4	—	5.2	1.2	4.6	ns
t_{PZH}	Output Enable Time xOE to xQ _x	1	6	—	5.7	1	4.8	ns
t_{PHZ}	Output Disable Time xOE to xQ _x	1.1	5.4	—	4.7	1.3	4.5	ns
t_{PLZ}								
t_w	Pulse Duration, xCLR LOW	3.3	—	3.3	—	3.3	—	ns
t_w	Pulse Duration, xCLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t_{SU}	Set-up Time, xCLR inactive	0.7	—	0.7	—	0.8	—	ns
t_{SU}	Set-up Time, data LOW before xCLK↑	1.4	—	1.6	—	1.3	—	ns
t_{SU}	Set-up Time, data HIGH before xCLK↑	1.1	—	1.1	—	1	—	ns
t_{SU}	Set-up Time, xCLKEN LOW before xCLK↑	1.8	—	1.9	—	1.5	—	ns
t_H	Hold Time, data LOW after xCLK↑	0.4	—	0.5	—	0.5	—	ns
t_H	Hold Time, data HIGH after xCLK↑	0.7	—	0.1	—	0.8	—	ns
t_H	Hold Time, xCLKEN LOW after CLK↑	0.2	—	0.3	—	0.4	—	ns
$t_{SK(0)}$	Output Skew ⁽²⁾	—	—	—	—	—	500	ps


NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:


 C_L = Load capacitance: includes jig and probe capacitance. R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.



SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	V_{LOAD}
Enable Low	
Disable High	GND
Enable High	
All Other Tests	Open

Output Skew - $tsk(x)$

NOTES:


1. For $tsk(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $tsk(b)$ OUTPUT1 and OUTPUT2 are in the same bank.




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION

XX Temp. Range	ALVC X Bus-Hold	XXX Family	XXX Device Type	XX Package	
				PA	Thin Shrink Small Outline Package
				PAG	TSSOP - Green
			823		18-Bit Bus-Interface Flip-Flop with 3-State Outputs
			16		Double-Density, ±24mA
		H			Bus-Hold
			74		–40°C to +85°C



CORPORATE HEADQUARTERS
 6024 Silver Creek Valley Road
 San Jose, CA 95138

for SALES:
 800-345-7015 or 408-284-8200
 fax: 408-284-2775
www.idt.com

for Tech Support:
logichelp@idt.com