

SN54198, SN54199, SN74198, SN74199

8-Bit Shift Registers

These 8-bit shift registers are compatible with most other TTL and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54198, SN54199 SN74198, SN74199 **8-BIT SHIFT REGISTERS**

24 VCC 23 S1

22 SL 21 H

20 0H 19 G 18 0G

QG

F

E

QF

QE

CLR

SL SER

SN54198 . . . J OR W PACKAGE SN74198 . . . N PACKAGE

(TOP VIEW)

S0

A

в QB

С

QC

CLK

GND 12

D Ē,

QA

QD

SR SER

DECEMBER 1972-REVISED MARCH 1988

description

These 8-bit shift registers are compatible with most other TTL and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

Series 54 devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74 devices are characterized for operation from 0°C to 70°C.

SN54198 and SN74198

These bidirectional registers are designed to incorporate virtually all of the features a system designer may want in a shift register. These circuits contain 87

equivalent gates and feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-modecontrol inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

> Inhibit Clock (Do nothing) Shift Right (In the direction QA toward QH) Shift Left (In the direction Q_H toward Q_A) Parallel (Broadside) Load

Synchronous parallel loading is accomplished by applying the eight bits of data and taking both mode control inputs, S0 and S1, high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

				FUN	CTION	TABLE									
INPUTS								OUTPUTS							
	MODE			SEI	RIAL	PARALLEL			Ar - Ar	_					
CLEAR	S1	S ₀	CLOCK	LEFT	RIGHT	AH	aA	α _B	a _G	ФH					
L	X	х	×	×	x	x	L	L	L	L					
н	×	х	L	×	×	×	QAO	QBO	Q _{G0}	QHO					
н	н	н	1	×	×	ah	а	b	9	h					
н	L	н	1	×	н	×	н	QAn	QFn	OGn					
н	L	н	t 1	×	L	×	L	QAn	QFn	QGn					
н	н	L	t	н	×	×	QBn	QCn	QHn	н					
н	н	L	t	L	×	×	QBn	QCn	QHn	L					
н	L	L	x	×	×	×	QAO	QB0	QGO	QHO					

'198

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions) t = transition from low to high level

 $a_{A,C}$, $b_{B,C}$ and $b_{B,C}$ is the level of steady-state input at inputs A thru H, respectively. $a_{A,O}$, $a_{B,O}$, $a_{G,O}$, $a_{H,O}$ = the level of a_{A} , a_{B} , a_{G} , or a_{H} , respectively, before the indicated steady-state input conditions were established. $a_{A,O}$, $a_{B,O}$, etc. = the level of a_{A} , a_{B} , etc., respectively, before the most-recent \dagger transition of the clock.

PRODUCTION DATA docu ents contain inform as of Frederica I form to per the terms a



2-671

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

TTL Devices

2

SN54198, SN54199 SN74198, SN74199 8-BIT SHIFT REGISTERS

154199 and SN74199	SN54199 J OR W PACKAGE SN74199 N PACKAGE
These registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, a direct overriding clear line, and gated clock inputs. The register has three modes of operation:	(TOP VIEW) K 1 24 Vcc J 2 23 SH/LD A 3 22 H
Inhibit Clock (Do nothing) Shift (In the direction QA toward QH) Parallel (Broadside) Load	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Parallel loading is accomplished by applying the eight bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the J- \vec{K} inputs. See the function table for levels required to enter serial data into the first flip-flop.

Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.

These shift registers contain the equivalent of 79 TTL gates. Average power dissipation per gate is typically 4.55 mW.

			FU		199 ON T	ABLE							
INPUTS								OUTPUTS					
CLEAR	SHIFT/	CLOCK	CLOCK	SER	K	PARALLEL	0 _A	QB	ac	QH			
	X	X	X	x	x	×	L	L	L	L			
н	x	1 î	L	x	x	×	QAO	QB0	QC0	QHO			
н	1 î	1 7	1	×	×	ah	а	b	с	h			
н	H H		1	L	н	×	QAO	QAO	QBn	QGn			
н	H			L.	L	×	L	QAn	QBn	QGn			
	L H	1.7		H	н	×	н	QAn		QGn			
н				н	L	×				QGn			
н н	н х	н	1	x	x	×				QHO			



Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

N TTL Devices

SN54198, SN74198 8-BIT SHIFT REGISTERS



SN54199, SN74199 8-BIT SHIFT REGISTERS



SN54198, SN74198 8-BIT SHIFT REGISTERS



SN54199, SN74199 8-BIT SHIFT REGISTERS



Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

SN54198, SN54199, SN74198, SN74199 **8-BIT SHIFT REGISTERS**

Supply voltage, VCC (see Note 1)	. '	•.									•	
Input voltage							•					5.
Operating free-air temperature range: SN54' Circuits					2					\mathbf{x}_{i}^{2}		-55°C to 12
SN74' Circuits	2					2	÷ .	4	12			. 0°C to 7
Storage temperature range												-65°-C to 15

recommended operating conditions

		SN54198 SN54199			SN74198 SN74199			
	MIN	NOM	MAX	MIN	NOM	MAX	1	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH		-	-800			800	μA	
Low-level output current, IOL			16			16	mA	
Clock frequency, fclock	0	21.000	25	0		25	MHz	
Width of clock or clear pulse, tw (see Figure 1)	20			20			ns	
Mode-control setup time, tsu	30			30			ns	
Data setup time, t _{su} (see Figure 1)	20		11.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	20			ns	
Hold time at any input, th (see Figure 1)	0			0	10		ns	
Operating free-air temperature, TA	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	1.1.1.1	SN5419 SN5419	512 - L		UNIT		
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	1
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8		or and the	0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5			-1.5	V
VOH	High-level output voltage	V _{CC} = MIN, V _{1H} = 2 V, V _{1L} = 0.8 V, I _{OH} = -800 µA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
4	Input current at maximum input voltage	VCC = MAX, V1 = 5.5 V	-		1			1	mA
ЧH	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40			40	μA
IL	Low-level input current	V _{CC} = MAX, V ₁ = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current \$	V _{CC} = MAX	-20		-57	-18		-57	mA
ICC	Supply current	VCC = MAX, See Table Below		90	127		90	127	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ § Not more than one output should be shorted at a time.

TEST CONDITIONS FOR ICC

	(ALL OUTPUTS ARE OPEN)										
ТҮРЕ	APPLY 4.5 V	FIRST GROUND, THEN APPLY 4.5 V	GROUND								
SN54198, SN74198	Serial Input, So, S1	Clock	Clear, Inputs A thru H								
SN54199, SN74199	J, K, Inputs A thru H	Clock	Clock inhibit, Clear, Shift/Load								



2-677

SN54198, SN54199, SN74198, SN74199 8-BIT SHIFT REGISTERS

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
feen	Maximum clock frequency		25	35		MHz
	Propagation delay time, high-to- low-level output from clear	C ₁ = 15 pF, R _L = 400 Ω,		23	35	ns
10	Propagation delay time, high-to- low-level output from clock	See Figure 1		20	30	ns
	Propagation delay time, low-to- high-level output from clock			17	26	ns

Q TTL Devices

2-678



