

Frequency Generator & Integrated Buffers for Celeron & PII/III $^{\text{TM}}$

Recommended Application:

810/810E and Solano type chipset.

Output Features:

- 2- CPUs @ 2.5V
- 9 SDRAM @ 3.3V, including 1 free running
- 7 PCICLK @ 3.3V
- 1 IOAPIC @ 2.5V,
- 3 3V66MHz @ 3.3V
- 2 48MHz, @ 3.3V fixed.
- 1 24/48MHz, @3.3V selectable by I²C
- 1 REF @v3.3V, 14.318MHz.


Features:

- Up to 200MHz frequency support
- Support FS0-FS4 strapping status bit for I²C read back.
- Support power management: Through Power down Mode from I²C programming.
- Spread spectrum for EMI control (± 0.25% center).
- Uses external 14.318MHz crystal

Skew Specifications:

- CPU CPU: <175ps
- SDRAM SDRAM: < 250ps
- 3V66 3V66: <175ps
- PCI PCI: <500ps
- For group skew specifications, please refer to group timing relationship.


Pin Configuration



48-Pin 300mil SSOP

- * These inputs have a 120K pull up to VDD.
- ** These inputs have a 120K pull down to GND.
- 1 These are double strength.

Block Diagram



Functionality

FS4	FS3	FS2	FS1	FS0	CPU	SDRAM	3V66	PCICLK	IOAPIC
F34	F33	F32	L21	F30	(MHz)	(MHz)	(MHz)	(MHz)	(MHz)
0	0	0	0	0	66.67	100.00	66.67	33.33	16.67
0	0	0	0	1	66.87	100.30	66.87	33.43	16.72
0	0	0	1	0	68.67	103.00	68.67	34.33	17.16
0	0	0	1	1	71.34	107.00	71.34	35.66	17.83
0	0	1	0	0	100.00	100.00	66.67	33.33	16.67
0	0	1	0	1	100.30	100.30	66.87	33.43	16.72
0	0	1	1	0	103.00	103.00	68.67	34.33	17.17
0	0	1	1	1	107.00	107.00	71.34	35.66	17.84
0	1	0	0	0	133.33	133.33	66.67	33.33	16.67
0	1	0	0	1	133.73	133.73	66.87	33.43	16.72
0	1	0	1	0	137.33	137.33	68.67	34.33	17.17
0	1	0	1	1	120.00	120.00	60.00	30.00	15.00
0	1	1	0	0	133.33	100.00	66.67	33.33	16.67
0	1	1	0	1	133.73	100.30	66.87	33.43	16.72
0	1	1	1	0	137.33	103.00	68.67	34.33	17.17
0	1	1	1	1	120.00	90.00	60.00	30.00	15.00

						•			
1	1	0	1	0	160.00	160.00	80.00	40.00	20.00
1	1	1	0	1	160.00	120.00	80.00	40.00	20.00
1	1	0	1	1	166.67	166.67	83.34	41.67	20.84
1	1	1	1	0	166.67	125.00	83.34	41.67	20.84

Additional frequencies selectable through I²C programming.

0342C--08/26/03



General Description

The ICS9248-138 is the single chip clock solution for designs using the 810/810E and Solano style chipset. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through I^2C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9248-138 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming I²C interface allows changing functions, stop clock programming and frequency selection.

Pin Configuration

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
			Logic inputs frequency select I/O/USB output,
1 1	SEL24_48MHz#	IN	When a "0" is latched, output frequency = 48MHz
'			When a "1" is latched, output frequency = 24MHz
	REF0	OUT	14.318 MHz reference clock.
2, 10, 11, 18, 25,	VDD	PWR	3.3V Power supply for SDRAM output buffers, PCI output buffers, reference
30, 38			output buffers and 48MHz output
3	X1	IN	Crystal input,nominally 14.318MHz.
4	X2	OUT	Crystal output, nominally 14.318MHz.
5, 6, 14, 21, 29, 34, 42	GND	PWR	Ground pin for 3V outputs.
9, 8, 7	3V66 [2:0]	OUT	3.3V Clocks
10	FS0	IN	Frequency select pin.
12	PCICLK0	OUT	PCI clock output
40	FS1	IN	Frequency select pin.
13	PCICLK1	OUT	PCI clock output
20, 19, 17, 16, 15	PCICLK [6:2]	OUT	PCI clock outputs.
			Asynchronous active low input pin used to power down the device into a low
22	PD#	IN	power state. The internal clocks are disabled and the VCO and the crystal are
			stopped. The latency of the power down will not be greater than 3ms.
23	SCLK	IN	Clock input of I2C input, 5V tolerant input
24	SDATA	IN	Data input for I2C serial input, 5V tolerant input
26	FS4	IN	Frequency select pin.
20	48MHz	OUT	48MHz output clocks
27	FS3	IN	Frequency select pin.
21	48MHz	OUT	48MHz output clocks
00	FS2	IN	Frequency select pin.
28	24_48MHz	OUT	24 or 48MHz output
31	SDRAM_F	OUT	Free running SDRAM - used for feed back to chipset, should remain on always.
32, 33, 35, 36, 37, 39, 40, 41,	SDRAM [7:0]	OUT	SDRAM clock outputs
43	GNDLCPU	PWR	Ground pin for the CPU clocks.
44, 45	CPUCLK [1:0]	OUT	CPU clock outputs.
46	VDDLCPU	PWR	Power pin for the CPUCLKs. 2.5V
47	IOAPIC	OUT	2.5V clock output
48	VDDLAPIC	PWR	Power pin for the IOAPIC. 2.5V



Serial Configuration Command Bitmap Byte0: Functionality and Frequency Select Register (default = 0)

Bit							Des	scription				PWD
	bit2 FS4	bit7 FS3	bit6 FS2	bit5 FS1	bit4 FS0	CPUCL- K (MHz)	SDRAM (MHz)	3V66 (MHz)	PCICLK (MHz)	IOAPIC (MH)	Spread Precentage	
	0	0	0	0	0	66.67	100.00	66.67	33.33	16.67	0 to -0.5% Down Spread	
	0	0	0	0	1	66.87	100.30	66.87	33.43	16.72	± 0.25% Center Spread	
	0	0	0	1	0	68.67	103.00	68.67	34.33	17.16	± 0.25% Center Spread	
	0	0	0	1	1	71.34	107.00	71.34	35.67	17.83	± 0.25% Center Spread	
	0	0	1	0	0	100.00	100.00	66.67	33.33	16.67	0 to -0.5% Down Spread	
	0	0	1	0	1	100.30	100.30	66.87	33.43	16.72	± 0.25% Center Spread	
	0	0	1	1	0	103.00	103.00	68.67	34.33	17.17	± 0.25% Center Spread	
	0	0	1	1	1	107.00	107.00	71.34	35.67	17.84	± 0.25% Center Spread	
	0	1	0	0	0	133.33	133.33	66.67	33.33	16.67	0 to -0.5% Down Spread	
	0	1	0	0	1	133.73	133.73	66.87	33.43	16.72	± 0.25% Center Spread	
	0	1	0	1	0	137.33	137.33	68.67	34.33	17.17	± 0.25% Center Spread	
	0	1	0	1	1	120.00	120.00	60.00	30.00	15.00	± 0.25% Center Spread	
	0	1	1	0	0	133.33	100.00	66.67	33.33	16.67	0 to -0.5% Down Spread	
	0	1	1	0	1	133.73	100.30	66.87	33.43	16.72	± 0.25% Center Spread	(0,0001)
Bit	0	1	1	1	0	137.33	103.00	68.67	34.33	17.17	± 0.25% Center Spread	
2, 7:4	0	1	1	1	1	120.00	90.00	60.00	30.00	15.00	± 0.25% Center Spread	
	1	0	0	0	0	136.00	136.00	68.00	34.00	17.00	± 0.25% Center Spread	
	1	0	0	0	1	140.00	140.00	70.00	35.00	17.50	± 0.25% Center Spread	
	1	0	0	1	0	142.67	142.67	71.34	35.67	17.84	± 0.25% Center Spread	
	1	0	0	1	1	145.33	145.33	72.67	36.33	18.17	± 0.25% Center Spread	
	1	0	1	0	0	136.00	102.00	68.00	34.00	17.00	± 0.25% Center Spread	
	1	0	1	0	1	140.00	105.00	70.00	35.00	17.50	± 0.25% Center Spread	
	1	0	1	1	0	142.67	107.00	71.34	35.67	17.84	± 0.25% Center Spread	
	1	0	1	1	1	145.33	109.00	72.67	36.33	18.17	± 0.25% Center Spread	
	1	1	0	0	0	146.67	146.67	73.34	36.67	18.34	± 0.25% Center Spread	
	1	1	0	0	1	153.33	153.33	76.67	38.33	19.17	± 0.25% Center Spread	
	1	1	0	1	0	160.00	160.00	80.00	40.00	20.00	± 0.25% Center Spread	
	1	1	0	1	1	166.67	166.67	83.34	41.67	20.84	± 0.25% Center Spread	
	1	1	1	0	0	146.67	110.00	73.34	36.67	18.34	± 0.25% Center Spread	
	1	1	1	0	1	160.00	120.00	80.00	40.00	20.00	± 0.25% Center Spread	
	1	1	1	1	0	166.67	125.00	83.34	41.67	20.84	± 0.25% Center Spread	
	1	1	1	1	1	200.00	200.00	66.67	33.33	16.67	± 0.25% Center Spread	
Bit 3	1 - Fr	equen				ardware se 3it 2, 6:4	elect, Latche	ed Inputs				0
Bit 1	0 - No 1 - Sp		Spectr	um Er	nabled	± 0.25% C	enter Sprea	ad				0
Bit 0	1	unning state a	,	outs								0

Note 1: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.

I²C is a trademark of Philips Corporation

0342C-08/26/03

RENESAS

Byte 1: SDRAM Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Χ	FS2#
Bit 6		Χ	FS1#
Bit 5	31	1	SDRAM_F
Bit 4	32	1	SDRAM7
Bit 3	33	1	SDRAM6
Bit 2	35	1	SDRAM5
Bit 1	36	1	SDRAM4
Bit 0	37	1	SDRAM3

Byte 2: PCI, Control Register (1= enable, 0 = disable)

<u> </u>			
BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Х	FS0#
Bit 6	20	1	PCICLK6
Bit 5	19	1	PCICLK5
Bit 4	17	1	PCICLK4
Bit 3	16	1	PCICLK3
Bit 2	15	1	PCICLK2
Bit 1	13	1	PCICLK1
Bit 0	12	1	PCICLK0

Byte 3: 3V66, Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Χ	FS4#
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	7	1	3V66-0
Bit 1	8	1	3V66-1
Bit 0	9	1	3V66-2

Byte 4: Control Register (1= enable, 0 = disable)

<u>, </u>			•
BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	27	1	48MHz-0
Bit 1	26	1	48MHz-1
Bit 0	28	1	24_48MHz

Byte 5: Control Register (1= enable, 0 = disable)

PIN#	PWD	DESCRIPTION
-	Х	(SEL24_48#)#
1	1	REF0
47	1	IOAPIC
44	1	CPUCLK1
45	1	CPUCLK0
39	1	SDRAM2
40	1	SDRAM1
41	1	SDRAM0
	- 1 47 44 45 39 40	- X 1 1 47 1 44 1 45 1 39 1 40 1

Byte 6: Control Register (1= enable, 0 = disable)

BIT PIN# PWD

BIT	PIN#	PWD	DESCRIPTION				
Bit7	-	0	Reserved (Note)				
Bit6	-	0	Reserved (Note)				
Bit5	-	0	Reserved (Note)				
Bit4	-	0	Reserved (Note)				
Bit3	-	0	Reserved (Note)				
Bit2	-	1	Reserved (Note)				
Bit1	-	1	Reserved (Note)				
Bit0	-	0	Reserved (Note)				

Notes:

- Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.

Note: Don't write into this register, writing into this register can cause malfunction. This Byte becomes the Byte Count for Readback, so it cannot be seen as data.

0342C--08/26/03



Absolute Maximum Ratings

Logic Inputs GND -0.5 V to V_{DD} +0.5 V

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Group Timing Relationship Table

Group	CPU 66MHz SDRAM 100MHz		CPU 100MHz SDRAM 100MHz			33MHz 100MHz	CPU 133MHz SDRAM 133MHz		
	Offset	Tolerance	Offset	Tolerance	Offset	Tolerance	Offset	Tolerance	
CPU to SDRAM	2.5ns	500ps	5.0ns	500ps	0.0ns	500ps	3.75ns	500ps	
CPU to 3V66	7.5ns	500ps	5.0ns	500ps	0.0ns	500ps	0.0ns	500ps	
SDRAM to 3V66	0.0ns	500ps	0.0ns	500ps	0.0ns	500ps	3.75ns	500ps	
3V66 to PCI	1.5-3.5ns	500ps	1.5-3.5ns	500ps	1.5-3.5ns	500ps	1.5 -3.5ns	500ps	
PCI to PCI	0.0ns 1.0ns		0.0ns	1.0ns	0.0ns	1.0ns	0.0ns	1.0ns	
USB & DOT	Asynch	N/A	Asynch	N/A	Asynch	N/A	Asynch	N/A	

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70$ °C; Supply Voltage $V_{DD} = 3.3 \text{ V} \pm 5\%$, VDDL=2.5 V± 5%(unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V_{IH}		2		$V_{DD} + 0.3$	V
Input Low Voltage	V_{IL}		V _{SS} - 0.3		0.8	V
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	-5		5	mA
Input Low Current	I _{IL1}	V _{IN} = 0 V; Inputs with no pull-up resistors	-5			mA
Input Low Current	I_{IL2}	V _{IN} = 0 V; Inputs with pull-up resistors	-200			mA
Operating	I _{DD3.3OP}	C _L = 0 pF; Select @ 66M			100	mA
Supply Current						
Power Down	I _{DD3.3PD}	C _L = 0 pF; With input address to Vdd or GND			600	mA
Supply Current						
Input frequency	Fi	$V_{DD} = 3.3 \text{ V};$		14.318		MHz
Pin Inductance	L_{pin}				7	nΗ
Input Capacitance ¹	C_{IN}	Logic Inputs			5	pF
	C _{out}	Out put pin capacitance			6	pF
	C_{INX}	X1 & X2 pins	27		45	pF
Transition Time ¹	T_{trans}	To 1st crossing of target Freq.			3	mS
Settling Time ¹	Ts	From 1st crossing to 1% target Freq.			3	mS
Clk Stabilization ¹	T _{STAB}	From V _{DD} = 3.3 V to 1% target Freq.			3	mS
Delay	t_{PZH}, t_{PZH}	output enable delay (all outputs)	1		10	nS
	t_{PLZ}, t_{PZH}	output disable delay (all outputs)	1		10	nS

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - CPU

 $T_A = 0 - 70^{\circ}C$, $V_{DDL} = 2.5 \ V + / -5\%$; $C_L = 10 - 20 \ pF$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R _{DSP2B} ¹	$V_{O} = V_{DD}^{*}(0.5)$	13.5		45	Ω
Output Impedance	R _{DSN2B} ¹	$V_O = V_{DD}^*(0.5)$	13.5		45	Ω
Output High Voltage	V_{OH2B}	$I_{OH} = -1 \text{ mA}$	2			V
Output Low Voltage	V_{OL2B}	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I _{OH2B}	V _{OH @MIN} = 1.0V , V _{OH@ MAX} = 2.375V	-27		-27	mA
Output Low Current	I _{OL2B}	V _{OL @MIN} = 1.2V , V _{OL@ MAX} = 0.3V	27		30	mA
Rise Time	t_{r2B}^{1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4		1.6	ns
Fall Time	t _{f2B} 1	$V_{OH} = 0.4 \text{ V}, V_{OL} = 2.0 \text{ V}$	0.4		1.6	ns
Duty Cycle	d_{t2B}^{1}	$V_T = 1.25 \text{ V}$	45		55	%
Skew	t _{sk2B} 1	$V_T = 1.25 \text{ V}$			250	ps
Jitter	t _{jcyc-cyc} 1	$V_T = 1.25 \text{ V}$		·	250	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - 3V66

 $T_A = 0 - 70^{\circ}C$; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 10\text{-}30 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R _{DSP1} 1	$V_O = V_{DD}^*(0.5)$	12		55	Ω
Output Impedance	R _{DSN1} ¹	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V_{OH1}	I _{OH} = -1 mA				V
Output Low Voltage	V_{OL1}	I _{OL} = 1 mA			0.55	V
Output High Current	I _{OH1}	VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V	-33		-33	mA
Output Low Current	I _{OL1}	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	30		38	mA
Rise Time	t_{r1}^{-1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5		2	ns
Fall Time	t _{f1} 1	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5		2	ns
Duty Cycle	d_{t1}^{1}	$V_T = 1.5 \text{ V}$	45		55	%
Skew	t _{sk1} 1	$V_T = 1.5 \text{ V}$			175	ps
Jitter	t _{jcyc-cyc}	$V_T = 1.5 \text{ V}$			500	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - IOAPIC

 $T_A = 0 - 70$ °C; $V_{DDL} = 2.5 \text{ V +/-5\%}$; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

		_ , ,				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R _{DSP4B} ¹	$V_{O} = V_{DD}^{*}(0.5)$	9		30	Ω
Output Impedance	R _{DSN4B} ¹	$V_{O} = V_{DD}^{*}(0.5)$	9		30	Ω
Output High Voltage	$V_{OH4\setminus B}$	I _{OH} = -5.5 mA	2			V
Output Low Voltage	V_{OL4B}	$I_{OL} = 9.0 \text{ mA}$			0.4	V
Output High Current	I _{OH4B}	$V_{OH@ min} = 1.0 \text{ V}, V_{OH@ MAX} = 2.375 \text{ V}$	-27		-27	mA
Output Low Current	I _{OL4B}	$V_{OL@ MIN} = 1.2 \text{ V}, V_{OL@ MAX} = 0.3 \text{ V}$	27		30	mA
Rise Time	t _{r4B} 1	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4		1.6	ns
Fall Time	t _{f4B} 1	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4		1.6	ns
Duty Cycle	d_{t4B}^{1}	$V_T = 1.25 \text{ V}$	45		55	%
Skew	t _{sk4} 1				250	ps
Jitter	t _{jcyc-cyc}	$V_T = 1.25 \text{ V}$			500	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - SDRAM

 $T_A = 0 - 70$ °C; $V_{DD} = V_{DDL} = 3.3 \text{ V +/-5\%}$; $C_L = 20 - 30 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R _{DSP3} ¹	$V_{O} = V_{DD}^{*}(0.5)$	10		24	Ω
Output Impedance	R _{DSN3} ¹	$V_O = V_{DD}^*(0.5)$	10		24	Ω
Output High Voltage	V_{OH3}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL3}	I _{OL} = 1 mA			0.4	V
Output High Current	I _{OH3}	V _{OH @MIN} = 2.0 V, V _{OH@ MAX} =3.135 V	-54		-46	mA
Output Low Current	I _{OL3}	V _{OL@ MIN} = 1.0 V, V _{OL@ MAX} =0.4 V	54		53	mA
Rise Time	T_{r3}^{-1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4		1.6	ns
Fall Time	T_{f3}^{1}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4		1.6	ns
Duty Cycle	D_{t3}^{-1}	$V_T = 1.5 \text{ V}$	45		55	%
Skew	T _{sk3} ¹	$V_T = 1.5 \text{ V}$			250	ps
Jitter	t _j cyc-cyc	$V_T = 1.5 \text{ V}$			250	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - PCI

 $T_A = 0 - 70$ °C; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 10\text{-}30 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R _{DSP1} 1	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω
Output Impedance	R _{DSN1} 1	$V_O = V_{DD}^*(0.5)$	12		55	Ω
Output High Voltage	V_{OH1}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL1}	I _{OL} = 1 mA			0.55	V
Output High Current	I _{OH1}	VOH@ MIN = 1.0 V, VOH@ MAX = 3.13	-33		-33	mA
Output Low Current	I _{OL1}	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	30		38	mA
Rise Time	t_{r1}^{1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5		2	ns
Fall Time	t_{f1}^1	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5		2	ns
Duty Cycle	d_{t1}^{1}	$V_T = 1.5 \text{ V}$	45		55	%
Skew	t _{sk1} 1	$V_T = 1.5 \text{ V}$			500	ps
Jitter	t _{jcyc-cyc}	$V_T = 1.5 \text{ V}$			500	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - REF, 48MHz_0

 $T_{A} = 0 - 70^{\circ}C; \ V_{DD} = V_{DDL} = 3.3 \ V \text{ +/-5\%}; \ C_{L} = 10 \text{ -20 pF (unless otherwise stated)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R _{DSP5} 1	$V_O = V_{DD}^*(0.5)$	20		60	Ω
Output Impedance	R _{DSN5} 1	$V_{O} = V_{DD}^{*}(0.5)$	20		60	Ω
Output High Voltage	V_{OH5}	I _{OH} = 1 mA	2.4			V
Output Low Voltage	V_{OL5}	I _{OL} = -1 mA			0.4	V
Output High Current	I _{OH5}	V _{OH @MIN} =1 V, V _{OH@MAX} = 3.135 V	-29		-23	mA
Output Low Current	I_{OL5}	V _{OL@MIN} =1.95 V, V _{OL@MIN} =0.4 V	29		27	mA
Rise Time	t_{r5}^{1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			4	ns
Fall Time	t_{f5}^{1}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$			4	ns
Duty Cycle	d_{t5}^{1}	$V_T = 1.5 \text{ V}$	45		55	%
Skew	T_sk	$V_T = 1.5 \text{ V}$			250	ps
Jitter	t _{jcyc-cyc} 1	V _T = 1.5 V; Fixed Clocks			500	ps
Jitlei	t _{jcyc-cyc} 1	V _T = 1.5 V; Ref Clocks			1000	ps

¹Guaranteed by design, not 100% tested in production.



General I²C serial interface information

The information in this section assumes familiarity with I²C programming. For more information, contact ICS for an I²C programming application note.

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address					
D2 _(H)					
	ACK				
Dummy Command Code					
	ACK				
Dummy Byte Count					
	ACK				
Byte 0					
	ACK				
Byte 1					
	ACK				
Byte 2					
	ACK				
Byte 3					
	ACK				
Byte 4					
	ACK				
Byte 5					
	ACK				
Stop Bit					

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address					
D3 _(H)					
	ACK				
	Byte Count				
ACK					
	Byte 0				
ACK					
	Byte 1				
ACK					
	Byte 2				
ACK					
	Byte 3				
ACK					
	Byte 4				
ACK					
	Byte 5				
ACK					
Stop Bit					

Notes:

- 1. The ICS clock generator is a slave/receiver, I²C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4** "**Block-Read**" **protocol**.
- 2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 3. The input is operating at 3.3V logic levels.
- 4. The data byte format is 8 bit bytes.
- 5. To simplify the clock generator I²C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 6. At power-on, all registers are set to a default condition, as shown.

0342C--08/26/03



Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248-138 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



PD# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.


Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.



Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.

RENESAS



300 mil SSOP

	In Milli	meters	In In	ches
SYMBOL	COMMON D	IMENSIONS	COMMON E	IMENSIONS
	MIN	MAX	MIN	MAX
Α	2.41	2.80	.095	.110
A1	0.20	0.40	.008	.016
b	0.20	0.34	.008	.0135
С	0.13	0.25	.005	.010
D	SEE VARIATIONS		SEE VARIATIONS	
E	10.03	10.68	.395	.420
E1	7.40	7.60	.291	.299
е	0.635 BASIC		0.025	BASIC
h	0.38	0.64	.015	.025
L	0.50	1.02	.020	.040
N	SEE VARIATIONS		SEE VAF	RIATIONS
а	0°	8°	0°	8°

VARIATIONS

N	Dr	nm.	D (inch)		
N	MIN	MAX	MIN	MAX	
48	15.75	16.00	.620	.630	


Reference Doc.: JEDEC Publication 95, MO-118

10-0034

Ordering Information

9248yF-138

Example:



0342C-08/26/03

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/