

2:12 LOW POWER DIFFERENTIAL Z-BUFFER MUX FOR PCIE AND QPI/UPI

9ZML1232

General Description

The 9ZML1232 is a 2-input/12-output differential mux for use in servers. It meets the demanding DB1200ZL performance specifications and utilizes Low-Power HCSL-compatible outputs to reduce power consumption and termination components. It is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI applications.

Recommended Application

Clock Mux for Romley, Grantley and Purley Servers

Output Features

• 12 - Low-Power (LP) HCSL Output Pairs


Features/Benefits

- Fixed feedback path; Ops input-to-output delay
- 9 Selectable SMBus addresses; multiple devices can share same SMBus segment
- Separate VDDIO for outputs; allows maximum power savings
- PLL or bypass mode; PLL can dejitter incoming clock
- Hardware or Software-selectable PLL BW; minimizes jitter peaking in downstream PLL's
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- SMBus Interface; unused outputs can be disabled
- Differential outputs are Low/Low in power down; maximum power savings


Key Specifications

- Cycle-to-cycle jitter <50ps
- Output-to-output skew <65 ps
- Input-to-output delay: Fixed at 0 ps
- Input-to-output delay variation <50ps
- Phase jitter: PCle Gen3 <1ps rms
- Phase jitter: QPI/UPI 9.6GB/s <0.2ps rms

Block Diagram



Pin Configuration



^ prefix indicates internal 120Kohm Pull Up v prefix indicates internal 120Kohm Pull down 10mm x 10mm 72-MLF, 0.5mm pin pitch

Power Management Table

Inputs	Control Bits	01	utputs		
CKPWRGD_PD#	DIF_IN/ DIF_IN#	SMBus EN bit	DIFx/ DIFx#	FBOUT_NC/ FB_OUT_NC#	PLL State
0	Χ	Х	Low/Low	Low/Low	OFF
4	Dunning	0	Low/Low	Running	ON
I	Running	1	Running	Running	ON

PLL Operating Mode Table

HiBW_BypM_LoBW#	Byte0, bit (7:6)
Low (PLL Low BW)	00
Mid (Bypass)	01
High (PLL High BW)	11

NOTE: PLL is off in Bypass mode

Power Connections

	Description		
VDD	VDDIO	GND	Description
1		2	Analog PLL
9		8	Analog Input
28, 45, 64	21, 33, 40, 52, 57, 69	16, 22, 27, 34, 39, 46, 51, 58, 63, 70	DIF clocks

Tri-Level Input Thresholds

Level	Voltage
Low	<0.8V
Mid	1.2 <vin<1.8v< td=""></vin<1.8v<>
High	Vin > 2.2V

9ZML1232 SMBus Addressing

SMB_A(1:0)_tri	SMBus Address (Rd/Wrt bit = 0)
00	D8
OM	DA
01	DE
M0	C2
MM	C4
M1	C6
10	CA
1M	CC
11	CE

Pin Descriptions

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	VDDA	PWR	3.3V power for the PLL core.
2	GNDA	PWR	Ground pin for the PLL core.
			Input to select differential input clock A or differential input clock B. This input has
3	^SEL_A_B#	IN	an internal pull-up resistor.
			0 = Input B selected, 1 = Input A selected.
4	ALLIDIAL DVDAA L ODVAH	LATCHE	Trilevel input to select High BW, Bypass or Low BW mode.
4	^vHIBW_BYPM_LOBW#	DIN	See PLL Operating Mode Table for Details.
			3.3V Input notifies device to sample latched inputs and start up on first high
5	CKPWRGD_PD#	IN	assertion, or exit Power Down Mode on subsequent assertions. Low enters
			Power Down Mode.
6	DIF_INB	IN	0.7 V HCSL-Compatible Differential True input
7	DIF_INB#	IN	0.7 V HCSL-Compatible Differential Complement Input
8	GND	PWR	Ground pin.
9	VDDR	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as
9	VDDR	PWK	an analog power rail and filtered appropriately.
10	DIF_INA	IN	0.7 V HCSL-Compatible Differential True input
11	DIF_INA#	IN	0.7 V HCSL-Compatible Differential Complement Input
			SMBus address bit. This is a tri-level input that works in conjunction with the
12	vSMB_A0_tri	IN	SMB_A1 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull
			down resistor.
13	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant
14	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant
			SMBus address bit. This is a tri-level input that works in conjunction with the
15	vSMB_A1_tri	IN	SMB_A0 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull
'0	VOINIB_/TI_UI		down resistor.
16	GND	PWR	Ground pin.
10	CIVE	1 7711	Complementary half of differential feedback output. This pin should NOT be
17	FBOUT_NC#	OUT	connected to anything outside the chip. It exists to provide delay path matching to
''	1 500 1_110#		get 0 propagation delay.
			True half of differential feedback output. This pin should NOT be connected to
18	FBOUT_NC	OUT	anything outside the chip. It exists to provide delay path matching to get 0
10	10001_110		propagation delay.
			propagation delay.
19	^OE0#	IN	Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor.
19	7.0L0#	lin lin	1 =disable outputs, 0 = enable outputs
20	^OE1#	IN	Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.
20	NOL1#	lin lin	1 =disable outputs, 0 = enable outputs
21	VDDIO	PWR	Power supply for differential outputs
22	GND	PWR	Ground pin.
23	DIF_0	OUT	0.7V differential true clock output
24	DIF_0#	OUT	0.7V differential true clock output
25	DIF_0#	OUT	0.7V differential complementary clock output
		OUT	
26	DIF_1#		0.7V differential Complementary clock output
27	GND VDD	PWR	Ground pin.
28		PWR	Power supply, nominal 3.3V
29	DIF_2	OUT	0.7V differential true clock output
30	DIF_2#	OUT	0.7V differential Complementary clock output
31	DIF_3	OUT	0.7V differential true clock output
32	DIF_3#	OUT	0.7V differential Complementary clock output
33	VDDIO	PWR	Power supply for differential outputs
34	GND	PWR	Ground pin.

Pin Descriptions (cont.)

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
35	^OE2#	IN	Active low input for enabling DIF pair 2. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
36	^OE3#	IN	Active low input for enabling DIF pair 3. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
37	^OE4#	IN	Active low input for enabling DIF pair 4. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
38	^OE5#	IN	Active low input for enabling DIF pair 5. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
39	GND	PWR	Ground pin.
40	VDDIO	PWR	Power supply for differential outputs
41	DIF_4	OUT	0.7V differential true clock output
42	DIF_4#	OUT	0.7V differential Complementary clock output
43	DIF_5	OUT	0.7V differential true clock output
44	DIF_5#	OUT	0.7V differential Complementary clock output
45	VDD	PWR	Power supply, nominal 3.3V
46	GND	PWR	Ground pin.
47	DIF_6	OUT	0.7V differential true clock output
48	DIF_6#	OUT	0.7V differential Complementary clock output
49	DIF_7	OUT	0.7V differential true clock output
50	DIF_7#	OUT	0.7V differential Complementary clock output
51	GND	PWR	Ground pin.
52	VDDIO	PWR	Power supply for differential outputs
53	^OE6#	IN	Active low input for enabling DIF pair 6. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
54	^OE7#	IN	Active low input for enabling DIF pair 7. This pin has an internal pull-up resistor. $1 = disable outputs$, $0 = enable outputs$
55	^OE8#	IN	Active low input for enabling DIF pair 8. This pin has an internal pull-up resistor. $1 = disable outputs$, $0 = enable outputs$
56	^OE9#	IN	Active low input for enabling DIF pair 9. This pin has an internal pull-up resistor. $1 = disable outputs$, $0 = enable outputs$
57	VDDIO	PWR	Power supply for differential outputs
58	GND	PWR	Ground pin.
59	DIF_8	OUT	0.7V differential true clock output
60	DIF_8#	OUT	0.7V differential Complementary clock output
61	DIF_9	OUT	0.7V differential true clock output
62	DIF_9#	OUT	0.7V differential Complementary clock output
63	GND	PWR	Ground pin.
64	VDD	PWR	Power supply, nominal 3.3V
65	DIF_10	OUT	0.7V differential true clock output
66	DIF_10#	OUT	0.7V differential Complementary clock output
67	DIF_11	OUT	0.7V differential true clock output
68	DIF_11#	OUT	0.7V differential Complementary clock output
69	VDDIO	PWR	Power supply for differential outputs
70	GND	PWR	Ground pin.
71	^OE10#	IN	Active low input for enabling DIF pair 10. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
72	^OE11#	IN	Active low input for enabling DIF pair 11. This pin has an internal pull-up resistor. $1 = disable$ outputs, $0 = enable$ outputs

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9ZML1232. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA, R				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	V	1,2
I/O Supply Voltage	VDDIO				4.6	V	1,2
Input Low Voltage	V_{IL}		GND-0.5			>	1
Input High Voltage	V_{IH}	Except for SMBus interface			V _{DD} +0.5V	٧	1
Input High Voltage	V_{IHSMB}	SMBus clock and data pins			5.5V	V	1
Storage Temperature	Ts		-65		150	Ç	1
Junction Temperature	Tj				125	ô	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-DIF_IN Clock Input Parameters

 $TA = T_{COM}$; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Crossover Voltage - DIF_IN	V _{CROSS}	Cross Over Voltage	150		900	mV	1
Input Swing - DIF_IN	V _{SWING}	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

²Slew rate measured through +/-75mV window centered around differential zero

Electrical Characteristics-Input/Supply/Common Output Parameters

 $TA = T_{COM}$; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating Temperature	ТСОМ	Commmercial range	0	25	70	°C	1
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus, low threshold and tri-level inputs	2		V _{DD} + 0.3	٧	1
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus, low threshold and tri-level inputs	GND - 0.3		0.8	V	1
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	-5	-0.12	5	uA	1
Input Current	I _{INP}	$\label{eq:single-ended} Single-ended inputs \\ V_{IN} = 0 \text{ V}; \text{ Inputs with internal pull-up resistors} \\ V_{IN} = \text{VDD}; \text{ Inputs with internal pull-down resistors}$	-200	-0.02	200	uA	1
Input Frequency	F _{ibyp}	V _{DD} = 3.3 V, Bypass mode	33		150	MHz	2
	F_{ipll}	$V_{DD} = 3.3 \text{ V}, 100\text{MHz PLL mode}$	90	100.00	110	MHz	2
Pin Inductance	L_{pin}				7	nΗ	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
	C_{OUT}	Output pin capacitance			6	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation Frequency	f _{MODIN}	Allowable Frequency (Triangular Modulation)	30		33	kHz	1
OE# Latency	t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	4		12	clocks	1
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of control inputs			5	ns	1,2
Trise	t _R	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	V_{ILSMB}				0.8	V	1
SMBus Input High Voltage	V_{IHSMB}		2.1		V_{DDSMB}	V	1
SMBus Output Low Voltage	V_{OLSMB}	@ I _{PULLUP}			0.4	V	1
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4			mA	1
Nominal Bus Voltage	V_{DDSMB}	3V to 5V +/- 10%	2.7		5.5	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	1,5

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{^2\}mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

⁴DIF_IN input

⁵The differential input clock must be running for the SMBus to be active

Electrical Characteristics-DIF 0.7V Low Power Differential Outputs

TA = T_{COM}; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1	3.3	4	V/ns	1, 2, 3
Slew rate matching	ΔTrf	Slew rate matching, Scope averaging on		2	20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	804	850	mV	1
Voltage Low	VLow	averaging on)		19	150		1
Max Voltage	Vmax	Measurement on single ended signal using		885	1150	mV	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-29		IIIV	1
Vswing	Vswing	Scope averaging off	300	1569		mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	300	465	550	mV	1, 5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		12	140	mV	1, 6

¹Guaranteed by design and characterization, not 100% tested in production. $C_L = 2pF$ with $R_S = 27Ω$ for Zo = 85Ω differential trace impedance).

Electrical Characteristics-Current Consumption

TA = T_{COM}; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DDVDD}	All outputs @100MHz, $C_L = 2pF$; $Zo=85 \Omega$		13	35	mA	1
	I _{DDVDDA/R}	All outputs @100MHz, $C_L = 2pF$; $Zo=85 \Omega$		14	20	mA	1
	I _{DDVDDIO}	All outputs @100MHz, $C_L = 2pF$; $Zo=85 \Omega$		86	100	mA	1
Powerdown Current	I _{DDVDDPD}	All differential pairs low/low		0.7	4	mA	1,2
	I _{DDVDDA/RPD}	All differential pairs low/low			5	mA	1,2
	I _{DDVDDIOPD}	All differential pairs low/low			0.2	mA	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

² With input clock running. Stopping the input clock will result in lower numbers.

Electrical Characteristics-Skew and Differential Jitter Parameters

TA = T_{COM}; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES			, I					
CLK_IN, DIF[x:0] tspo_PLL nominal value @ 25°C, 3.3V 325 -225 125 ps 1,2,4,5,8	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
CLK_IN, DIF[x:0] tpD_BYP nominal value @ 25°C, 3.3V 3 3.8 4.5 ns 1,2,3,5,8 CLK_IN, DIF[x:0] tDSPO_PLL Input-to-Output Skew Varation in PLL mode across voltage and temperature -50 0 50 ps 1,2,3,5,8 CLK_IN, DIF[x:0] tDSPO_BYP Input-to-Output Skew Varation in Bypass mode across voltage and temperature -250 250 ps 1,2,3,5,8 CLK_IN, DIF[x:0] tDTE Random Differential Tracking error beween two 9ZM devices in Hi BW Mode 5 ps 1,2,3,5,8 CLK_IN, DIF[x:0] tDSTE Random Differential Spread Spectrum Tracking error beween two 9ZM devices in Hi BW Mode 75 ps 1,2,3,5,8 DIF{x:0} tSKEW_ALL Output-to-Output Skew across all outputs (Common to Bypass and PLL mode) 40 65 ps 1,2,3,8 PLL Jitter Peaking jpeak-hibw LOBW#_BYPASS_HIBW = 1 0 2.5 dB 7,8 PLL Bandwidth pllHiBW LOBW#_BYPASS_HIBW = 1 2 4 MHz 8,9 PLL Bandwidth pllLoBW LOBW#_BYPASS_HIBW = 0 0.7 1.4	CLK_IN, DIF[x:0]	t _{SPO_PLL}	l · · · · · · · · · · · · · · · · · · ·	-325	-225	-125	ps	1,2,4,5,8
CLK_IN, DIF[x:0] t _{DSPO_BYP} across voltage and temperature -50 0 50 ps 1,2,3,5,8 CLK_IN, DIF[x:0] t _{DSPO_BYP} Input-to-Output Skew Varation in Bypass mode across voltage and temperature -250 250 ps 1,2,3,5,8 CLK_IN, DIF[x:0] t _{DTE} Random Differential Tracking error beween two 9ZM devices in Hi BW Mode 5 ps 1,2,3,5,8 CLK_IN, DIF[x:0] t _{DSSTE} Random Differential Spread Spectrum Tracking error beween two 9ZM devices in Hi BW Mode 75 ps 1,2,3,5,8 DIF[x:0] t _{SKEW_ALL} Output-to-Output Skew across all outputs (Common to Bypass and PLL mode) 40 65 ps 1,2,3,5,8 PLL Jitter Peaking j _{peak-hibw} LOBW#_BYPASS_HIBW = 1 0 2.5 dB 7,8 PLL Bandwidth pll _{HIBW} LOBW#_BYPAS_HIBW = 0 0 2 dB 7,8 PLL Bandwidth pll _{LOBW} LOBW#_BYPASS_HIBW = 0 0.7 1.4 MHz 8,9 Duty Cycle t _{DC} Measured differentially, PLL Mode 45 50.2 55 % 1 <td>CLK_IN, DIF[x:0]</td> <td>t_{PD_BYP}</td> <td></td> <td>3</td> <td>3.8</td> <td>4.5</td> <td>ns</td> <td>1,2,3,5,8</td>	CLK_IN, DIF[x:0]	t _{PD_BYP}		3	3.8	4.5	ns	1,2,3,5,8
CLK_IN, DIF[x:0] t _{DSPO_BYP} across voltage and temperature -250 250 ps 1,2,3,5,8 CLK_IN, DIF[x:0] t _{DTE} Random Differential Tracking error beween two 9ZM devices in Hi BW Mode 5 ps 1,2,3,5,8 CLK_IN, DIF[x:0] t _{DSSTE} Random Differential Spread Spectrum Tracking error beween two 9ZM devices in Hi BW Mode 75 ps 1,2,3,5,8 DIF{x:0] t _{SKEW_ALL} (Common to 9ZM devices in Hi BW Mode 40 65 ps 1,2,3,5,8 PLL Jitter Peaking j _{peak-hibw} (Common to Bypass and PLL mode) 40 65 ps 1,2,3,8 PLL Jitter Peaking j _{peak-hibw} (Common to Bypass and PLL mode) 1 0 2.5 dB 7,8 PLL Jitter Peaking j _{peak-lobw} (Common to Bypass AllBW = 1 0 2.5 dB 7,8 PLL Bandwidth pll _{HIBW} (DBW#_BYPASS_HIBW = 1 2 4 MHz 8,9 PLL Bandwidth pll _{LOBW} (DBW#_BYPASS_HIBW = 0 0.7 1.4 MHz 8,9 Duty Cycle t _{DC} (DBW#_BYPASS_HIBW = 0) 0.7 1.4 MHz 8,9	CLK_IN, DIF[x:0]	t _{DSPO_PLL}	1	-50	0	50	ps	1,2,3,5,8
CLK_IN, DIF[x:0] Total 9ZM devices in Hi BW Mode 5	CLK_IN, DIF[x:0]	t _{DSPO_BYP}	1	-250		250	ps	1,2,3,5,8
DIF{x:0} T _{DSSTE} error beween two 9ZM devices in Hi BW Mode 75 ps 1,2,3,5,8	CLK_IN, DIF[x:0]	t _{DTE}	_			5		1,2,3,5,8
DIF(X:0] Table DIF(X:0] D	CLK_IN, DIF[x:0]	t _{DSSTE}	_ · · · · · · · · · · · · · · · · · · ·			75	ps	1,2,3,5,8
PLL Jitter Peaking j _{peak-lobw} LOBW#_BYPASS_HIBW = 0 0 2 dB 7,8 PLL Bandwidth pll _{HIBW} LOBW#_BYPASS_HIBW = 1 2 4 MHz 8,9 PLL Bandwidth pll _{LOBW} LOBW#_BYPASS_HIBW = 0 0.7 1.4 MHz 8,9 Duty Cycle t _{DC} Measured differentially, PLL Mode 45 50.2 55 % 1 Duty Cycle Distortion t _{DCD} Measured differentially, Bypass Mode @100MHz -2 0.8 2 % 1,10 Litter Cycle to cycle t PLL mode 10 50 ps 1,11	DIF{x:0]	t _{SKEW_ALL}			40	65	ps	1,2,3,8
PLL Jitter Peaking j _{peak-lobw} LOBW#_BYPASS_HIBW = 0 0 2 dB 7,8 PLL Bandwidth pll _{HIBW} LOBW#_BYPASS_HIBW = 1 2 4 MHz 8,9 PLL Bandwidth pll _{LOBW} LOBW#_BYPASS_HIBW = 0 0.7 1.4 MHz 8,9 Duty Cycle t _{DC} Measured differentially, PLL Mode 45 50.2 55 % 1 Duty Cycle Distortion t _{DCD} Measured differentially, Bypass Mode @ 100MHz -2 0.8 2 % 1,10 Litter Cycle to cycle t PLL mode 10 50 ps 1,11	PLL Jitter Peaking	j _{peak-hibw}	LOBW#_BYPASS_HIBW = 1	0		2.5	dB	7,8
PLL Bandwidth pll _{LOBW} LOBW#_BYPASS_HIBW = 0 0.7 1.4 MHz 8,9 Duty Cycle t _{DC} Measured differentially, PLL Mode 45 50.2 55 % 1 Duty Cycle Distortion t _{DCD} Measured differentially, Bypass Mode @100MHz -2 0.8 2 % 1,10 Litter Cycle to cycle t PLL mode 10 50 ps 1,11	PLL Jitter Peaking	jpeak-lobw	LOBW#_BYPASS_HIBW = 0	0		2	dB	7,8
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	PLL Bandwidth	pll _{HIBW}	LOBW#_BYPASS_HIBW = 1	2		4	MHz	8,9
Duty Cycle t _{DC} Measured differentially, PLL Mode 45 50.2 55 % 1 Duty Cycle Distortion t _{DCD} Measured differentially, Bypass Mode @ 100MHz -2 0.8 2 % 1,10 Litter Cycle to cycle t PLL mode 10 50 ps 1,11	PLL Bandwidth		LOBW#_BYPASS_HIBW = 0	0.7		1.4	MHz	8,9
### Duty Cycle Distortion t _{DCD}	Duty Cycle		Measured differentially, PLL Mode	45	50.2	55	%	1
	Duty Cycle Distortion	t _{DCD}	,	-2	0.8	2	%	1,10
Additive Jitter in Bypass Mode 0.1 50 ps 1,11	litter Cycle to cycle	t.	PLL mode		10	50	ps	1,11
	onter, Oyole to cycle	^L jcyc-cyc	Additive Jitter in Bypass Mode		0.1	50	ps	1,11

Notes for preceding table:

¹ Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

² Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

³ All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

⁴ This parameter is deterministic for a given device

⁵ Measured with scope averaging on to find mean value.

^{6.} t is the period of the input clock

⁷ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

^{8.} Guaranteed by design and characterization, not 100% tested in production.

⁹ Measured at 3 db down or half power point.

¹⁰ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode

¹¹ Measured from differential waveform

Electrical Characteristics-Phase Jitter Parameters

 $TA = T_{COM}$; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	INDUSTRY LIMIT	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1	23	36	44	86	ps (p-p)	1,2,3
	+	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		1.18	1.41	3	ps (rms)	1,2
	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)	1.44	2.01	2.48	3.1	ps (rms)	1,2
Phase Jitter, PLL Mode	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)	0.37	0.49	0.59	1	ps (rms)	1,2,4
		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)	0.20	0.25	0.35	0.5	ps (rms)	1,5
	t _{jphQPI_} SMI	QPI & SMI (100MHz, 8.0Gb/s, 12UI)	0.08	0.16	0.28	0.3	ps (rms)	1,5
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)	0.07	0.12	0.19	0.2	ps (rms)	1,5
	t _{jphPCleG1}	PCIe Gen 1	0	3	10	N/A	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz	0.09	0.13	0.30	N/A	ps (rms)	1,2,6
	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)	0.00	0.10	0.70	N/A	ps (rms)	1,2,6
Additive Phase Jitter, Bypass mode	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)	0.00	0.10	0.30	N/A	ps (rms)	1,2,4,6
bypass mode		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)	0.00	0.10	0.30	N/A	ps (rms)	1,5,6
	t _{jphQPl_} SMI	QPI & SMI (100MHz, 8.0Gb/s, 12UI)	0.04	0.05	0.10	N/A	ps (rms)	1,5,6
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)	0.04	0.05	0.10	N/A	ps (rms)	1,5,6

¹ Applies to all outputs.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Subject to final ratification by PCI SIG.

⁵ Calculated from Intel-supplied Clock Jitter Tool v 1.6.3

⁶ For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)^2 = (total jitter)^2 - (input jitter)^2

Clock Periods-Differential Outputs with Spread Spectrum Disabled

					N	Measurement	Window				
	0	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock			
	SSC OFF	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
	DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2,3

Clock Periods-Differential Outputs with Spread Spectrum Enabled

		Measurement Window								
	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3

Notes:

¹ Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ accuracy requirements (+/-100ppm). The 9ZML1232 itself does not contribute to ppm error.


³ Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode


⁴ Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode

DIF Reference Clock								
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure					
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1					
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1					
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1					
Rs (100 ohm differential traces)	33	ohm	1					
Rs (85 ohm differential traces)	27	ohm	1					


Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 100ohm differential trace	0.225 min to 12.6 max	inch	2





Cable Connected AC Coupled Application (Figure 3)							
Component	Value	Note					
R5a, R5b	8.2K 5%						
R6a, R6b	1K 5%						
Cc	0.1 µF						
Vcm	0.350 volts						





General SMBus Serial Interface Information for 9ZML1232

How to Write

- · Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Block Write Operation								
Controll	er (Host)		IDT (Slave/Receiver)						
Т	starT bit								
Slave A	Address								
WR	WRite								
			ACK						
Beginning	Byte = N								
			ACK						
Data Byte	Count = X								
			ACK						
Beginnin	g Byte N								
			ACK						
0		×							
0		X Byte	0						
0		Ф	0						
			0						
Byte N	+ X - 1								
			ACK						
Р	stoP bit								

9ZML1232 SMBus Addressing

SMB_A(1:0)_tri	SMBus Address (Rd/Wrt bit = 0)
00	D8
OM	DA
01	DE
MO	C2
MM	C4
M1	C6
10	CA
1M	CC
11	CE

How to Read

- · Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	T starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		X Byte	0
	0		0
0		×	0
0			
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

SMBusTable: PLL Mode, and Frequency Select Register

Byte 0 Pin #		Name	Control Function	Type	0	1	Default
Bit 7 4 P		PLL Mode 1	PLL Operating Mode Rd back 1	PLL Operating Mode Rd back 1 R See PLL Operating Mode		erating Mode	Latch
Bit 6	4	PLL Mode 0	PLL Operating Mode Rd back 0	R	Readba	ck Table	Latch
Bit 5	3	SEL_A_B#	Input Select Readback	R	DIF_INA	DIF_INB	Latch
Bit 4			Reserved				0
Bit 3	Bit 3 Software_EN		Enable S/W control of PLL BW and Input Select	RW	HW Latch	SMBus Control	0
Bit 2	Bit 2 PLL Mode 1		PLL Operating Mode 1	RW	See PLL Op	erating Mode	1
Bit 1	PLL Mode 0		PLL Operating Mode 1	RW		ck Table	1
Bit 0	0 SEL_A_B#		Input Select	RW	DIF_INB	DIF_INA	1

Note: Setting bit 3 to '1' allows the user to overide the Latch value from pins 4 and 5 via use of bits [2:0]. Use the values from the PLL Operating Mode Readback Table. Note that Bits [7:5] will keep the value originally latched on pins 4 and 5. A warm reset of the system will have to accomplished if the user changes Bits [2:0] bits.

SMBusTable: Output Control Register

Byte	1 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	49/50	DIF_7_En	Output Control - '0' overrides OE# pin	RW			1
Bit 6	47/48	DIF_6_En	Output Control - '0' overrides OE# pin	RW			1
Bit 5	43/44	DIF_5_En	Output Control - '0' overrides OE# pin	RW			1
Bit 4	41/42	DIF_4_En	Output Control - '0' overrides OE# pin	RW	Low/Low	Enable	1
Bit 3	31/32	DIF_3_En	Output Control - '0' overrides OE# pin	RW	LOW/LOW	Enable	1
Bit 2	29/30	DIF_2_En	Output Control - '0' overrides OE# pin	RW			1
Bit 1	25/26	DIF_1_En	Output Control - '0' overrides OE# pin	RW			1
Bit 0	23/24	DIF 0 En	Output Control - '0' overrides OE# pin	RW			1

SMBusTable: Output Control Register

<u> </u>							
Byte	2 Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				
Bit 5			Reserved				
Bit 4			Reserved				0
Bit 3	67/68	DIF_11_En	Output Control - '0' overrides OE# pin	RW			1
Bit 2	65/66	DIF_10_En	Output Control - '0' overrides OE# pin	RW	Low/Low	Enable	1
Bit 1	61/62	DIF_9_En	Output Control - '0' overrides OE# pin	RW	LOW/LOW	Enable	1
Rit 0	59/60	DIF 8 Fn	Output Control - '0' overrides OF# pin	RW			1

SMBusTable: Output Amplitude Control Register

Byte	e 3	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7				Reserved					
Bit 6				Reserved					
Bit 5				Reserved					
Bit 4				Reserved					
Bit 3				Reserved					
Bit 2			AMP2		RW	· · · · · · · · · · · · · · · · · · ·	001=450mV,	1	
Bit 1			AMP1	Output Amplitude	RW	,	011=650mV, 101=850mV,	0	
Bit 0			AMP0		RW	110=950mV,	111=Reserved	0	

SMBusTable: Reserved Register

Byte	e 4	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0	
Bit 6				Reserved				
Bit 5				Reserved				
Bit 4			Reserved					0
Bit 3				Reserved				0
Bit 2				Reserved				0
Bit 1			Reserved				0	
Bit 0				Reserved				0

SMBusTable: Vendor & Revision ID Register

Byte	5 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3		R		•	Х
Bit 6	-	RID2	REVISION ID	R	A rev	= 0000	X
Bit 5		RID1	REVISION ID	R	B rev	= 0001	Х
Bit 4	-	RID0		R			Χ
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOR ID	R	-	•	0
Bit 1	-	VID1	VENDORID	R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBusTable: DEVICE ID

Byte 6	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	Devi	ce ID 7 (MSB)	R		•	
Bit 6	-		Device ID 6	R			1
Bit 5	-		Device ID 5	R			1
Bit 4	-		Device ID 4	R	07141.100	1 = F1 hex	1
Bit 3	-		Device ID 3	R	9ZIVIL 123	I = FI Hex	0
Bit 2	-		Device ID 2	R			0
Bit 1	-		Device ID 1	R			0
Bit 0	-		Device ID 0	R			1

SMBusTable: Byte Count Register

Byte	e 7 Pin#	Name	Control Function	Type	0	1	Default
Bit 7			Reserved			0	
Bit 6			Reserved				0
Bit 5			Reserved				
Bit 4	ı	BC4		RW			0
Bit 3	ı	BC3	Writing to this register configures how	RW	Default value	is 8 hex, so 9	1
Bit 2		BC2		RW	bytes (0 to 8) v	vill be read back	0
Bit 1	ı	BC1	many bytes will be read back.	RW	by de	efault.	0
Bit 0	-	BC0		RW] '		0

SMBusTable: Reserved Register

Byte	8 •	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0	
Bit 6				Reserved				
Bit 5				Reserved				
Bit 4			Reserved				0	
Bit 3				Reserved				
Bit 2				Reserved				0
Bit 1			Reserved				0	
Bit 0				Reserved				0


Marking Diagram



Notes:

- 1. "L" denotes RoHS compliant package.
- 2. 'LOT' denotes the lot number.
- 3. "COO": country of origin.
- 4. YYWW is the last two digits of the year and week that the part was assembled.

Package Outline and Package Dimensions (72-pin MLF)



	Millim	neters		
Symbol	Min	Max		
Α	0.8	1.0		
A1	0	0.05		
A3	0.25 Re	ference		
b	0.18	0.3		
е	0.50 E	BASIC		
D x E BASIC	10.00	< 10.00		
D2 MIN./MAX.	5.75	6.15		
E2 MIN./MAX.	5.75	6.15		
L MIN./MAX.	0.30	0.50		
N	72			
N _D	1	8		
N _E	1	8		

Ordering Information

Part Number	Shipping Package	Package	Temperature
9ZML1232BKLF	Trays	72-pin QFN	0 to +70°C
9ZML1232BKLFT	Tape and Reel	72-pin QFN	0 to +70°C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

[&]quot;B" is the device revision designator (will not correlate with the datasheet revision).

Revision History

Rev.	Issuer	Issue Date	Description	Page #
Α	RDW	8/17/2012	Updated electrical characteristics and move to final.	
В	RDW	10/2/2012	Corrected Phase Jitter Parameters	9
С	RDW	3/24/2014	1. Corrected pin references in Byte 0, bits (7:5) from 4 and 5 to 3 and 4.	14
D	RDW	9/16/2015	Corrected typo in general description; changed DB1900Z to DB1200ZL	1
Е	RDW	11/20/2015	Updated QPI references to QPI/UPI Updated DIF_IN table to match PCI SIG specification, no silicon change	1,5

SYNTHESIZERS

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/