### DATA SHEET


# **General Description**

The IDT8P34S1204I is a high-performance differential LVDS fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The IDT8P34S1204I is characterized to operate from a 1.8V power supply. Guaranteed low output-to-output and part-to-part skew characteristics make the IDT8P34S1204I ideal for those clock distribution applications demanding well-defined performance and repeatability. Two selectable differential inputs and four low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise.


#### **Features**

- Four low skew, low additive jitter LVDS output pairs
- Two selectable, differential clock input pairs
- Differential CLK, nCLK pairs can accept the following differential input levels: LVDS, CML
- Maximum input clock frequency: 1.2GHz
- LVCMOS/LVTTL interface levels for the control input select
- Output skew: 10ps (typical)
- Propagation delay: 400ps (maximum)
- Low additive phase jitter, RMS; f<sub>REF</sub> = 156.25MHz, 10kHz - 20MHz: 43fs (typical)
- Device current consumption (I<sub>DD</sub>): 78mA (maximum)
- Full 1.8V supply voltage
- lead-free (RoHS 6), 16-Lead VFQFN package
- -40°C to 85°C ambient operating temperature

## **Block Diagram**



## **Pin Assignment**



IDT8P34S1204I 16-Lead VFQFN 3mm x 3mm x 0.925mm package body 1.7mm x 1.7mm ePad Size **NL Package Top View** 



# **Pin Description and Pin Characteristic Tables**

Table 1. Pin Descriptions Note1.

Number	Name	Ту	ре	Description
1	GND	Power		Power supply ground.
2	SEL	Input	Pulldown	Reference select control pin. See Table 3 for function. LVCMOS/LVTTL interface levels.
3	CLK1	Input	Pulldown	Non-inverting differential clock/data input.
4	nCLK1	Input	Pullup/ Pulldown	Inverting differential clock/data input. V <sub>DD</sub> /2 default when left floating.
5	$V_{DD}$	Power		Power supply pin.
6	CLK0	Input	Pulldown	Non-inverting differential clock/data input.
7	nCLK0	Input	Pullup/ Pulldown	Inverting differential clock/data input. V <sub>DD</sub> /2 default when left floating.
8	V <sub>REF</sub>	Output		Bias voltage reference. Provides an input bias voltage for the CLK[0:1], nCLK[0:1] input pairs in AC-coupled applications. Refer to Figures 2B and 2C for applicable AC-coupled input interfaces.
9, 10	Q0, nQ0	Output		Differential output pair 0. LVDS interface levels.
11, 12	Q1, nQ1	Output		Differential output pair 1. LVDS interface levels.
13, 14	Q2, nQ2	Output		Differential output pair 2. LVDS interface levels.
15, 16	Q3, nQ3	Output		Differential output pair 3. LVDS interface levels.

<sup>1.</sup> Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			2		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

# Table 3. SEL Input Function Table Note1.

Input	
SEL	Operation
0 (default)	CLK0, nCLK0 is the selected differential clock input.
1	CLK1, nCLK1 is the selected differential clock input.

<sup>1.</sup> SEL is an asynchronous control.



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	10mA 15mA
Input Sink/Source, I <sub>REF</sub>	±2mA
Maximum Junction Temperature, T <sub>J,MAX</sub>	125°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
ESD - Human Body Model <sup>Note1.</sup>	2000V
ESD - Charged Device Model <sup>Note 1</sup>	1500V

<sup>1.</sup> According to JEDEC JS-001-2012/JESD22-C101E.

# **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 1.8V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		1.71	1.8	1.89	V
I <sub>DD</sub>	Power Supply Current	Q0 to Q3 terminated 100Ω between nQx, Qx		65	78	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = 1.8V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			0.65 * V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage, No	ote 1		-0.3		0.35 * V <sub>DD</sub>	V
I <sub>IH</sub>	Input High Current	SEL	$V_{DD} = V_{IN} = 1.89V$			150	μΑ
I <sub>IL</sub>	Input Low Current	SEL	V <sub>DD</sub> = 1.89V, V <sub>IN</sub> = 0V	-10			μΑ

Note 1: VIL should not be less than -0.3V and VIH should not be higher than  $V_{DD}$ .



Table 4C. Differential Inputs Characteristics,  $V_{DD}$  = 1.8V  $\pm$  5%,  $T_A$  = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK0, nCLK0, CLK1, nCLK1	$V_{IN} = V_{DD} = 1.89 V$			150	μΑ
	Input	CLK0, CLK1	$V_{IN} = 0V, V_{DD} = 1.89V$	-10			μA
l IIL L	Low Current	nCLK0, nCLK1	$V_{IN} = 0V, V_{DD} = 1.89V$	-150			μA
V <sub>REF</sub>	Reference Voltage for Input Bias <sup>Note1.</sup>		$I_{REF} = +100 \mu A, V_{DD} = 1.8 V$	0.9		1.30	V
V <sub>PP</sub>	Peak-to-Peak Voltage <sup>Note3.</sup>		V <sub>DD</sub> = 1.89V	0.2		1.0	٧
V <sub>CMR</sub>	Common Mode Input Voltage <sup>Note2. Note3.</sup>			0.9		V <sub>DD</sub> – (V <sub>PP</sub> /2)	V

V<sub>REF</sub> specification is applicable to the AC-coupled input interfaces shown in *Figures 2B and 2C*. 1.

Table 4D. LVDS DC Characteristics,  $V_{DD}$  = 1.8V  $\pm$  5%,  $T_A$  = -40°C to 85°C Note1.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage	outputs loaded with 100 $\Omega$	247		454	mV
ΔV <sub>OD</sub>	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>OS</sub>	Offset Voltage		1.00		1.40	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change				50	mV

Output drive current must be sufficient to drive up to 30cm of PCB trace (assume nominal  $50\Omega$  impedance).

Common mode input voltage is defined as crosspoint voltage.  $V_{IL}$  should not be less than -0.3V and  $V_{IH}$  should not be higher than  $V_{DD}$ . 3.



### **AC Electrical Characteristics**

Table 5. AC Electrical Characteristics,  $V_{DD}=1.8V\pm5\%,\ T_A=-40^{\circ}C$  to  $85^{\circ}C^{\mbox{Note1}}$ .

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>REF</sub>	Input Frequency	CLK[0:1], nCLK[0:1]				1.2	GHz
ΔV/Δt	Input Edge Rate	CLK[0:1], nCLK[0:1]		1.5			V/ns
t <sub>PD</sub>	Propagation Delay <sup>Note2. N</sup>	lote3.	CK[0:1], nCLK[0:1] to any Qx, nQx	150		400	ps
tsk(o)	Output Skew	Note4. Note5.			10	40	ps
tsk(i)	Input Skew					20	ps
tsk(p)	Pulse Skew		f <sub>REF</sub> = 100MHz			20	ps
tsk(pp)	Part-to-Part S	Skew <sup>Note6.</sup>				250	ps
	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section		f <sub>REF</sub> = 122.88MHz Square Wave, V <sub>PP</sub> = 1V, Integration Range: 1kHz – 40MHz		74	100	fs
			f <sub>REF</sub> = 122.88MHz Square Wave, V <sub>PP</sub> = 1V, Integration Range: 10kHz – 20MHz		57	80	fs
			f <sub>REF</sub> = 122.88MHz Square Wave, V <sub>PP</sub> = 1V, Integration Range: 12kHz – 20MHz		57	80	fs
			f <sub>REF</sub> = 156.25MHz Square Wave, V <sub>PP</sub> = 1V, Integration Range: 1kHz – 40MHz		65	90	fs
$t_{\sf JIT}$			f <sub>REF</sub> = 156.25MHz Square Wave, V <sub>PP</sub> = 1V, Integration Range: 10kHz – 20MHz		43	70	fs
			f <sub>REF</sub> = 156.25MHz Square Wave, V <sub>PP</sub> = 1V, Integration Range: 12kHz – 20MHz		43	70	fs
			f <sub>REF</sub> = 156.25MHz Square Wave, V <sub>PP</sub> = 0.5V, Integration Range: 1kHz – 40MHz		69	90	fs
			f <sub>REF</sub> = 156.25MHz Square Wave, V <sub>PP</sub> = 0.5V, Integration Range: 10kHz – 20MHz		47	60	fs
			f <sub>REF</sub> = 156.25MHz Square Wave, V <sub>PP</sub> = 0.5V, Integration Range: 12kHz – 20MHz		47	60	fs
+ /+	Output Bios/	Fall Time	10% to 90% outputs loaded with 100 $\Omega$		215	400	ps
$t_R / t_F$	Output Rise/	raii IIIIIE	20% to 80% outputs loaded with 100 $\Omega$		120	260	ps
MUXISOLATION	Mux Isolation	Note7.	f <sub>REF</sub> = 100MHz		73		dB

<sup>1.</sup> Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


- 2. Measured from the differential input crossing point to the differential output crosspoint.
- 3. Input V<sub>PP</sub> is 0.4V.
- 4. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoints.
- 5. This parameter is defined in accordance with JEDEC Standard 65.
- 6. Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoint.
- 7. Qx, nQx outputs measured differentially. See MUX Isolation diagram in the Parameter Measurement Information section.



#### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the

noise floor of the input source and measurement equipment.


Measured using a Wenzel Oscillator as the input source.



#### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.


Measured using a Wenzel Oscillator as the input source.




# **Parameter Measurement Information**




#### 1.8V LVDS Output Load Test Circuit




**Differential Input Level** 



**Pulse Skew** 



**Output Skew** 




Part-to-Part Skew

**Propagation Delay** 




# **Parameter Measurement Information, continued**




nQ[0:3] 90% 90% V<sub>OD</sub> 10% t<sub>F</sub> 10%

Output Rise/Fall Time, 20% - 80%


Output Rise/Fall Time, 10% - 90%






**Differential Output Voltage Setup** 

**Offset Voltage Setup** 





**MUX** Isolation

**Input Skew** 



### **Applications Information**

#### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$ in the center of the input voltage swing. For example, if the input clock swing is 1.8V and  $V_{DD} = 1.8V$ , R1 and R2 value should be adjusted to set  $V_1$  at 0.9V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line

impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

#### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **CLK/nCLK Inputs**

For applications not requiring the use of a differential input, both the CLK and nCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### **Outputs:**

#### **LVDS Outputs**

Unused LVDS outputs must either have a  $100\Omega$  differential termination or have a  $100\Omega$  pull-up resistor to VDD in order to ensure proper device operation



### 1.8V Differential Clock Input Interface

The CLK /nCLK accepts LVDS and other differential signals. The differential input signal must meet both the  $V_{\mbox{\footnotesize{PP}}}$  and  $V_{\mbox{\footnotesize{CMR}}}$  input requirements. Figures 2A to 2D show interface examples for the CLK /nCLK input driven by the most common driver types. The input

interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.





Figure 2A. Differential Input Driven by an LVDS Driver - DC Coupling



**LVPECL Driver - AC Coupling** 




Figure 2C. Differential Input Driven by an LVDS Driver - AC Coupling





Figure 2D. Differential Input Driven by a CML Driver



#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance  $(Z_T)$  is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance  $(Z_0)$  of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 3A* can be used with either type of output structure. *Figure 3B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



**LVDS Termination** 



#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the IDT8P34S1204I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the IDT8P34S1204I is the sum of the core power plus the output power dissipation due to the load. The following is the power dissipation for  $V_{DD} = 1.8V + 5\% = 1.89V$ , which gives worst case results.

The maximum current at 85°C is as follows:

$$I_{DD\ MAX} = 78mA$$

Power (core)MAX = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 1.89V \* 78mA = 147.42mW

Total Power MAX = 147.42mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.147\text{W} * 74.7^{\circ}\text{C/W} = 96^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 16-Lead VFQFN

$\theta_{JA}$ vs. Air Flow (m/s)						
Meters per Second	0	1	2			
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			



# **Reliability Information**

Table 7.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 16-lead VFQFN


θ <sub>JA</sub> vs. Air Flow (m/s)						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			

### **Transistor Count**

The transistor count for the IDT8P34S1204I is: 935



# 16-Lead VFQFN Package Outline and Package Dimensions





# **Ordering Information**

# **Table 8. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8P34S1204NLGI	S204I	"Lead-Free" 16-lead VFQFN	Tube	-40°C to 85°C
8P34S1204NLGI8	S204I	"Lead-Free" 16-lead VFQFN	Tape & Reel	-40°C to 85°C



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
Α	Т8	17	Ordering Info: Changed Tray to Tube.	2/27/2014



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/