DATA SHEET

# GENERAL DESCRIPTION


The 8525 is a low skew, high performance 1-to-4 LVCMOS-to-LVHSTL fanout buffer . The 8525 has two selectable clock inputs thataccept LVCMOS or LVTTL input levels and translate them to LVHSTL levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the 8525 ideal for those applications demanding well defined performance and repeatability.


### **F**EATURES

- Four differential LVHSTL compatible outputs
- · Selectable LVCMOS / LVTTL clock inputs for redundant and multiple frequency fanout applications
- Maximum output frequency: 266MHz
- Translates LVCMOS and LVTTL levels to LVHSTL levels
- Output skew: 35ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 1.9ns (maximum)
- 3.3V core, 1.8V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request
- Available in lead-free RoHS compliant packages

# **BLOCK DIAGRAM**



### PIN ASSIGNMENT



8525 20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm Package Body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1	GND	Power		Power supply ground.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVC-MOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels.
4	CLK0	Input	Pulldown	LVCMOS / LVTTL clock input.
6	CLK1	Input	Pulldown	LVCMOS / LVTTL clock input.
5, 7, 8, 9	nc	Unused		No connect.
10	V <sub>DD</sub>	Power		Positive supply pin.
13, 18	V <sub>DDO</sub>	Power		Output supply pins.
11, 12	nQ3, Q3	Output		Differential output pair. LVHSTL interface levels.
14, 15	nQ2, Q2	Output		Differential output pair. LVHSTL interface levels.
16, 17	nQ1, Q1	Output		Differential output pair. LVHSTL interface levels.
19, 20	nQ0, Q0	Output		Differential output pair. LVHSTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	nQ0:nQ3	
0	0	CLK0	Disabled; LOW	Disabled; HIGH	
0	1	CLK1	Disabled; LOW	Disabled; HIGH	
1	0	CLK0	Enabled	Enabled	
1	1	CLK1	Enabled	Enabled	

After CLK\_EN switches, the clock ooutputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0 and CLK1 inputs as described in Table 3B.




FIGURE 1. CLK\_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inputs	Outputs		
CLK0 or CLK1	Q0:Q3	nQ0:nQ3	
0	LOW	HIGH	
1	HIGH	LOW	



### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5V to  $V_{DD}$  + 0.5V

Outputs,  $I_{\rm O}$ 

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA} - 73.2^{\circ}\text{C/W}$  (0 lfpm) Storage Temperature, T $_{\text{STG}} - 65^{\circ}\text{C}$  to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current				50	mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		CLK0, CLK1		2		3.765	V
V <sub>IH</sub>	Input High Voltage	CLK_EN, CLK_ SEL		2		3.765	٧
		CLK0, CLK1		-0.3		1.3	V
V <sub>IL</sub>	Input Low Voltage	CLK_EN, CLK_ SEL		-0.3		0.8	٧
I <sub>IH</sub>	Input High Current	CLK0, CLK1, CLK_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μA
"		CLK_EN	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I <sub>IL</sub>	Input Low Current	CLK0, CLK1, CLK_SEL	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
"-		CLK_EN	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ

Table 4C. LVHSTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		1		1.2	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		0		0.4	V
V <sub>ox</sub>	Output Crossover Voltage		$40\% \text{ x } (V_{OH}^{-}V_{OL}^{-}) + V_{OL}^{-}$		$60\% \text{ x } (V_{OH} - V_{OL}) + V_{OL}$	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.75		1.25	V

NOTE 1: Outputs terminated with  $50\Omega$  to GND.



Table 5. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Maximum Output Frequency				266	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 266MHz	1.0		1.9	ns
tsk(o)	Output Skew; NOTE 2, 4				35	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				150	ps
$t_{R}/t_{F}$	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		45	50	55	%

All parameters measured at 266MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the  $V_{\rm DD}/2$  of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




# PARAMETER MEASUREMENT INFORMATION






### 3.3V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT


### PART-TO-PART SKEW






### **OUTPUT SKEW**

# PROPAGATION DELAY





OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

**OUTPUT RISE/FALL TIME** 



# **APPLICATION INFORMATION**

### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS: OUTPUTS:

### **CLK INPUT:**

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### LVHSTL OUTPUT

All unused LVHSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



## Power Considerations

This section provides information on power dissipation and junction temperature for the 8525. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8525 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \* 50mA = 173.25mW
- Power (outputs)<sub>MAX</sub> = 32.8mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 x 32.8mW = 131.2mW

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 173.25mW + 131.2mW = 304.45mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = junction-to-ambient thermal resistance

Pd\_total = Total device power dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$ <sup>JA</sup> must be used. Assuming a moderate air low of 200 linear feet per minute and a multi-layer board, the appropriate value is  $66.6^{\circ}$ C/W per Table 6 below. Therefore, Tj for an ambient temperature of  $70^{\circ}$ C with all outputs switching is:

 $70^{\circ}\text{C} + 0.305\text{W} * 66.6^{\circ}\text{C/W} = 90.3^{\circ}\text{C}$ . This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

θJA by Velocity (Linear Feet per Minute)

Table 6. Thermal Resistance  $\theta_{\text{JA}}$  for 20-pin TSSOP, Forced Convection

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in Figure 2.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load.

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = (V_{OH\_MIN}/R_L) * (V_{DDO\_MAX} - V_{OH\_MIN})$$

$$\mathsf{Pd\_L} = (\mathsf{V}_{\mathsf{OL\_MAX}}/\mathsf{R_L}) * (\mathsf{V}_{\mathsf{DDO\_MAX}} \text{-} \mathsf{V}_{\mathsf{OL\_MAX}})$$

$$Pd_H = (1V/50\Omega) * (2V - 1V) = 20mW$$
  
 $Pd_L = (0.4V/50\Omega) * (2V - 0.4V) = 12.8mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 32.8mW



# **RELIABILITY INFORMATION**

Table 7.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$ 

### θJA by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### **TRANSISTOR COUNT**

The transistor count for 8525 is: 484



### PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

Symbol	Millim	neters
Symbol	Minimum	Maximum
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

REFERENCE DOCUMENT: JEDEC Publication 95, MO-153



### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8525BGLF	ICS8525BGLF	20 lead "Lead-Free" TSSOP	tube	0°C to 70°C
8525BGLFT	ICS8525BGLF	20 lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
В		3	Updated Figure 1, CLK_EN Timing Diagram.	10/17/01			
В		3	Updated Figure 1, CLK_EN Timing Diagram.	11/2/01			
В		1	Features section, deleted 1.8V in Bullet 1 and 4.	5/6/02			
С	T2 T9	1 2 7 8-9 12	Added lead-free bullet. Pin Characteristics Table - changed C <sub>IN</sub> 4pF max. to 4pF typical. Added <i>Recommendations for Unused Input and Output Pins.</i> Corrected Power Considerations, Power Dissipation calculation. Ordering Information Table - added lead-free part number note. Updated layout of datasheet.	11/16/05			
С	Т9	12	Ordering Information Table - added Lead Free marking	8/1/07			
D	Т9	12 14	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/1/10			
D	Т9	12	Ordering Information - removed leaded devices. Updated data sheet format.	7/8/15			



### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/