

### GENERAL DESCRIPTION


The 83948I-01 is a low skew, 1-to-12 Differential-to-LVCMOS Fanout Buffer. The 83948I-01 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The LVCMOS\_CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS outputs are designed to drive  $50\Omega$  series or parallel terminated transmission lines. The effective fanout can be increased from 12 to 24 by utilizing the ability of the outputs to drive two series terminated lines.

The 83948I-01 is characterized at 3.3V core/3.3V output. Guaranteed output and part-to-part skew characteristics make the 83948I-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


## **F**EATURES

- Twelve LVCMOS outputs
- Selectable LVCMOS clock or differential CLK, nCLK inputs
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- LVCMOS\_CLK accepts the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 150MHz
- Output skew: 350ps (maximum)
- Part to part skew: 1.5ns (maximum)
- 3.3V core, 3.3V output
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

### **BLOCK DIAGRAM**



### PIN ASSIGNMENT



**32-Lead LQFP**7mm x 7mm x 1.4mm package body **Y Package**Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1	CLK_SEL	Input	Pullup	Clock select input. Selects LVCMOS clock input when HIGH. Selects CLK, nCLK inputs when LOW. LVCMOS / LVTTL interface levels.
2	LVCMOS_CLK	Input	Pullup	Clock input. LVCMOS / LVTTL interface levels.
3	CLK	Input	Pullup	Non-inverting differential clock input.
4	nCLK	Input	Pulldown	Inverting differential clock input.
5	CLK_EN	Input	Pullup	Clock enable. LVCMOS / LVTTL interface levels.
6	OE	Input	Pullup	Output enable. LVCMOS / LVTTL interface levels.
7	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
8, 12, 16, 20, 24, 28, 32	GND	Power		Power supply ground.
9, 11, 13, 15, 17, 19, 21, 23 25, 27, 29, 31	Q11, Q10, Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Clock outputs. LVCMOS / LVTTL interface levels.
10, 14, 18, 22, 26, 30	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				4	pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)			25		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ
R <sub>out</sub>	Output Impedance			7		Ω

TABLE 3A. CLOCK SELECT FUNCTION TABLE

Control Input	Control Input Clock	
CLK_SEL	CLK, nCLK	LVCMOS_CLK
0	Selected	De-selected
1	De-selected	Selected

TABLE 3B. CLOCK INPUT FUNCTION TABLE

		Inputs		Outputs	Input to Output Made	Delevity
CLK_SEL	LVCMOS_CLK	CLK	nCLK	Q0:Q12	Input to Output Mode	Polarity
0	_	0	1	LOW	Differential to Single Ended	Non Inverting
0	_	1	0	HIGH	Differential to Single Ended	Non Inverting
0	_	0	Biased; NOTE 1	LOW	Single Ended to Single Ended	Non Inverting
0	_	1	Biased; NOTE 1	HIGH	Single Ended to Single Ended	Non Inverting
0	_	Biased; NOTE 1	0	HIGH	Single Ended to Single Ended	Inverting
0	_	Biased; NOTE 1	1	LOW	Single Ended to Single Ended	Inverting
1	0	_	_	LOW	Single Ended to Single Ended	Non Inverting
1	1	_	_	HIGH	Single Ended to Single Ended	Non Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5V to  $V_{DD}$  + 0.5 V Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V Package Thermal Impedance,  $\theta_{JA}$  47.9°C/W (0 Ifpm) Storage Temperature, Tstg -65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$ , Ta = -40° to 85°

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Input Supply Voltage		3.0	3.3	3.6	V
$V_{DDO}$	Output Supply Voltage		3.0	3.3	3.6	V
I <sub>DD</sub>	Quiescent Supply Current				55	mA

Table 4B. DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$ , Ta = -40° to  $85^{\circ}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	LVCMOS/LVTTL		2		3.6	V
V <sub>IL</sub>	Input Low Voltage	LVCMOS/LVTTL				0.8	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage	CLK, nCLK		0.15		1.3	V
V <sub>CMR</sub>	Input Common Mode Voltage; NOTE 1, 2	CLK, nCLK		GND + 0.5		V <sub>DD</sub> - 0.85	V
I <sub>IN</sub>	Input Current					±100	μΑ
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = -20mA	2.5			V
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 20mA			0.4	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{DD}$  + 0.3V.

NOTE 2: Common mode voltage is defined as V<sub>IH</sub>.



Table 5. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$ , Ta = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Maximum Output Fr	equency		150			MHz
	Propagation Delay	CLK, nCLK; NOTE 1A		2.5		6.5	ns
lt <sub>PD</sub>	Propagation Delay	LVCMOS_CLK; NOTE 1B		3		5.5	ns
tsk(o)	Output Skew; NOTE	E 2, 6	Measured on rising edge @V <sub>DDO</sub> /2			350	ps
tsk(pp)	Part-to-Part Skew;	CLK, nCLK	Measured on			1.5	ns
isk(pp)	NOTE 3, 6	LVCMOS_CLK	rising edge @V <sub>DDO</sub> /2			2	ns
t <sub>R</sub>	Output Rise Time		0.8V to 2V	0.2		1.0	ns
t <sub>F</sub>	Output Fall Time		0.8V to 2V	0.2		1.0	ns
t <sub>PW</sub>	Output Pulse Width			tPeriod/2 - 800		tPeriod/2 + 800	ps
$t_{PZL}, t_{PZH}$	Output Disable Time	e; NOTE 4				11	ns
$t_{PLZ}, t_{PHZ}$	Output Enable Time	; NOTE 4				11	ns
	Clock Enable Setup Time;	CLK_EN to CLK		1			ns
lt <sub>s</sub>	NOTE 5	CLK_EN to LVC- MOS_CLK		0			ns
+	Clock Enable Hold Time;	CLK to CLK_EN		0			ns
I t <sub>H</sub>	NOTE 5	LVCMOS_CLK to CLK_EN		1			ns

NOTE 1A: Measured from the differential input crossing point to  $V_{\rm DDO}/2$  of the output. NOTE 1B: Measured from the  $V_{\rm DD}/2$  of the input to  $V_{\rm DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{\text{DDO}}/2$ . NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with

equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{\rm DDO}/2$ .


NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


NOTE 5: Setup and Hold times are relative to the falling edge of the input clock.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.




# PARAMETER MEASUREMENT INFORMATION









# PARAMETER MEASUREMENT INFORMATION, CONTINUED











# PARAMETER MEASUREMENT INFORMATION, CONTINUED








## **APPLICATION INFORMATION**

## WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the  $V_REF$  in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD} = 3.3V$ ,  $V_REF$  should be 1.25V and R2/R1 = 0.609.





# RELIABILITY INFORMATION

## Table 6. $\theta_{\text{JA}} \text{vs. Air Flow Table}$

## $\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### TRANSISTOR COUNT

The transistor count for 83948I-01 is: 1040



### PACKAGE OUTLINE - Y SUFFIX




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
SYMBOL	ВВА				
STWIBOL	MINIMUM	NOMINAL	MAXIMUM		
N		32			
Α			1.60		
A1	0.05		0.15		
A2	1.35	1.40	1.45		
b	0.30	0.37	0.45		
С	0.09		0.20		
D		9.00 BASIC			
D1		7.00 BASIC			
D2		5.60 Ref.			
E		9.00 BASIC			
E1		7.00 BASIC			
E2		5.60 Ref.			
е		0.80 BASIC			
L	0.45	0.60	0.75		
θ	0°		7°		
ccc			0.10		

REFERENCE DOCUMENT: JEDEC Publication 95, MS-026



### Table 8. Ordering Information

Part/Order Number	Marking	Package	Count	Temperature
83948AYI-01LF	ICS3948AI01L	Lead-Free, 32 Lead LQFP	Tray	-40°C to 85°C
83948AYI-01LFT	ICS3948AI01L	Lead-Free, 32 Lead LQFP	Tape & Reel	-40°C to 85°C



	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
А	Т8	11 13	Updated datasheet's header/footer with IDT from ICS. Ordering Information Table - removed ICS prefix from Part/Order Number column. Added lead-free marking. Added Contact Page.	9/6/11		
Α	T8	11	Ordering Information - removed leaded devices. Updated data sheet format.	3/27/15		
Α	Т8	11	Ordering Information - Deleted LF note below table. Updated header and footer.	3/18/16		



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/