

3.3V CMOS 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH32374

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- VCC = 2.5V ± 0.2V
- CMOS power levels (0.4µ W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in 96-ball LFBGA package

DRIVE FEATURES:

- High Output Drivers: ±24mA
- · Suitable for Heavy Loads

APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems


FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:


This 32-bit edge-triggered D-type flip-flop is built using advanced dual metal CMOS technology. This high-speed, low-power register is ideal for use as a buffer register for data synchronization and storage. The Output Enable (\overline{OE}) and clock (CLK) controls are organized to operate the device as four 8-bit registers, two 16-bit registers, or one 32-bit register with common clock. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The ALVCH32374 has been designed with a \pm 24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH32374 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.









TO SEVEN OTHER CHANNELS



INDUSTRIAL TEMPERATURE RANGE



TO SEVEN OTHER CHANNELS



TO SEVEN OTHER CHANNELS


AUGUST 2009



			1				1	1	1							
6	1D2	1D4	1D6	1D8	2D2	2D4	2D6	2D7	3D2	3D4	3D6	3D8	4D2	4D4	4D6	4D7
5	1D1	1D3	1D5	1D7	2D1	2D3	2D5	2D8	3D1	3D3	3D5	3D7	4D1	4D3	4D5	4D8
4	1CLK	GND	Vcc	GND	GND	Vcc	GND	2CLK	зCLK	GND	Vcc	GND	GND	Vcc	GND	4CLK
3	10E	GND	Vcc	GND	GND	Vcc	GND	20E	зŌЕ	GND	Vcc	GND	GND	Vcc	GND	4 0E
2	1Q1	1Q3	1Q5	1Q7	2Q1	2 Q 3	2 Q 5	2Q8	3Q1	3Q3	3Q5	3Q7	4Q1	4Q3	4 Q 5	4Q8
1	1 Q 2	1Q4	1Q6	1Q8	2Q2	2 Q 4	2 Q 6	2Q7	3Q2	3Q4	3Q6	3Q8	4Q2	4Q4	4Q6	4Q7
	Α.	В	С	D	E	F	G	н	J	К	L	М	N	Р	R	Т

LFBGA TOPVIEW

96 BALL LFBGA PACKAGE ATTRIBUTES



IDT74ALVCH32374 3.3VCMOS32-BITEDGE-TRIGGEREDD-TYPEFLIP-FLOP

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	–65 to +150	°C
Ιουτ	DC Output Current	-50 to +50	mA
Ік	Continuous Clamp Current, VI < 0 or VI > Vcc	±50	mA
Іок	Continuous Clamp Current, Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs ⁽¹⁾
xCLK	Clock Inputs
xQx	3-State Outputs
XOE	3-State Output Enable Inputs (Active LOW)

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
Соит	Output Capacitance	Vout = 0V	7	9	pF
Ci/o	I/O Port Capacitance	VIN = 0V	7	9	рF

NOTE:

1. As applicable to the device type.

FUNCTION TABLE (EACH FLIP-FLOP)(1)

	Inputs					
xŌĒ	xCLK	хDх	xQx			
L	↑	Н	Н			
L	↑	L	L			
L	H or L	Х	Q ⁽²⁾			
Н	Х	Х	Z			

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level X = Don't Care

Z = High Impedance

 \uparrow = LOW-to-HIGH Transition

2. Output level of Q before the indicated steady-state conditions were established.

INDUSTRIAL TEMPERATURE RANGE

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = -40 °C to +85 °C

Symbol	Parameter	Test Co	onditions	Min.	Тур. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	-	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	-	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
Іін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	_	±5	μA
lıL	Input LOW Current	Vcc = 3.6V	VI = GND	_	-	±5	μA
Іоzн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	±10	μA
Iozl	(3-State Output pins)		Vo = GND	_	_	±10	
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		-	0.1	40	μA
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other	inputs at Vcc or GND	-	-	750	μA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions			Тур. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	- 75	—	_	μA
IBHL			VI = 0.8V	75	_	—	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45	_	_	μA
IBHL			VI = 0.7V	45	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	—	—	±500	μA
Ibhlo							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	TestCon	ditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = – 0.1mA	Vcc-0.2	—	V
		Vcc = 2.3V	Iон = – 6mA	2	_	
		Vcc = 2.3V	Іон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		VCC = 3V		2.4	—	
		VCC = 3V	Iон = – 24mA	2	—	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	Iol = 0.1mA	—	0.2	V
		Vcc = 2.3V	Iol = 6mA	—	0.4	
			Iol = 12mA	—	0.7	
		Vcc = 2.7V	Iol = 12mA	_	0.4	
		VCC = 3V	Iol = 24mA	_	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = -40° C to $+85^{\circ}$ C.

OPERATING CHARACTERISTICS, TA = 25°C

			$Vcc = 2.5V \pm 0.2V$	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
Cpd	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	62	60	pF
Cpd	Power Dissipation Capacitance Outputs disabled		32	36	

SWITCHING CHARACTERISTICS⁽¹⁾

		Vcc = 2.	5V ± 0.2V	Vcc =	= 2.7V	Vcc = 3.3	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fMAX		150	—	150	—	150	—	MHz
tPLH .	Propagation Delay	1	5.3	—	4.9	1	4.2	ns
t PHL	xCLK to xQx							
tРZH	Output Enable Time	1	6.2	—	5.9	1	4.8	ns
tPZL	xOE to xQx							
tPHZ	Output Disable Time	1	5.3	—	4.7	1.2	4.3	ns
tPLZ	xOE to xQx							
tsu	Setup Time, data before CLK↑	2.1	—	2.2	—	1.9	—	ns
tΗ	Hold Time, data after CLK↑	0.6	—	0.5	—	0.5	_	ns
tw	Pulse Duration, CLK HIGH or LOW	3.3	_	3.3	_	3.3	_	ns
tsk(0)	Output Skew ⁽²⁾	—	—	_	_	_	500	ps

NOTES:


1. See TEST CIRCUITS AND WAVEFORMS. TA = – 40° C to + 85° C.

2 Skew between any two outputs of the same package and switching in the same direction.

IDT74ALVCH32374 3.3V CMOS 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc ⁽¹⁾ =2.7V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
Vτ	1.5	1.5	Vcc / 2	V
Vlz	300	300	150	mV
Vhz	300	300	150	mV
Cl	50	50	30	pF



Test Circuit for All Outputs ALVC Link

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open



NOTES:


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.











Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

INDUSTRIAL TEMPERATURE RANGE

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/